journal article·2021-05-28Open access

Lateral Extensions to Nanowires for Controlling Nickel Silicidation Kinetics: Improving Contact Uniformity of Nanoelectronic Devices

Maik Simon, Ryo Mizuta, Ye Fan, Alexander Tahn, Darius Pohl, Jens Trommer, Stephan Hofmann, Thomas Mikolajick, Walter M. Weber

ACS Applied Nano Materials· Volume 4· Issue 5

Abstract

Although widely applied as contacts to nanoelectronic devices, metal silicides in nanostructures suffer from varying compositions and growth rates. To study the underlying kinetics and to control the reactions, we introduce local volume extensions (“polders”) to silicon nanowires. This method allows to decouple the silicide growth process from variations in the metal supply and to gain a reduced length growth rate as long as the silicon reaction volume is available in the polders. In situ analyses are performed by scanning electron microscopy during the anneal to extract the growth rates. A deterministic limitation of silicide growth by nickel flux, NiSi2 reaction rate, and nickel diffusion is observed. The extracted maximal reaction rate at the NiSi2–Si interface allows to determine the activation energy. Subsequent transmission electron microscopy reveals an epitaxial {111} NiSi2–Si interface in the ⟨011⟩-oriented nanowire. It is also seen that the polders suppress Ni-rich silicide phases and give rise to the formation of a single-crystalline Ni–Si phase with a Ni/Si ratio close to 1:1. Retarded growth by the application of polders can almost stop the silicidation in nanowires at a defined point even for different Ni fluxes. This can help to reduce gate overlap and channel length variation, especially in Schottky-junction-based field-effect transistors. Geometric optimization of the polder regions with regard to the largest impact is discussed.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and interfaces · Nanowire Synthesis and Applications · Semiconductor materials and devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

NaMLab gGmbH, Nöthnitzer Street 64a, 01187 Dresden, Germany

Technische Universität Dresden, Center for Advancing Electronics Dresden (CfAED), 01062 Dresden, Germany

Department of Engineering, University of Cambridge, Trumpington Street, CB2 1PZ Cambridge, U.K.

Dresden Center for Nanoanalysis (DCN), Technische Universität Dresden, Helmholtzstraße 18, 01062 Dresden, Germany

Funding

Engineering and Physical Sciences Research Council · Deutscher Akademischer Austauschdienst · Deutsche Forschungsgemeinschaft

References (32)

Show source-provided references
1. Murarka S. P. · 2012
2. 10.1039/c4nr07611g10.1039/c4nr07611g ↗
3. 10.1016/j.snb.2007.06.00310.1016/j.snb.2007.06.003 ↗
4. 10.1109/jsen.2017.277818810.1109/jsen.2017.2778188 ↗
5. 10.1016/s0167-9317(01)00684-010.1016/s0167-9317(01)00684-0 ↗
6. Tucker, J. R. Schottky Barrier MOSFETs for Silicon Nanoelectronics. 1997 Advanced Workshop on Frontiers in Electronics, WOFE ’97 Proceedings, 1997; pp 97–100.
7. 10.1109/ted.2006.87184210.1109/ted.2006.871842 ↗
8. 10.1016/j.sse.2014.06.01010.1016/j.sse.2014.06.010 ↗
9. 10.1088/1361-6641/aa558110.1088/1361-6641/aa5581 ↗
10. Jeon, K.; Loh, W.Y.; Patel, P.; Kang, C. Y.; Oh, J.; Bowonder, A.; Park, C.; Park, C. S.; Smith, C.; Majhi, P.; Tseng, H.H.; Jammy, R.; Liu, T.J. K.; Hu, C. Si Tunnel Transistors with a Novel Silicided Source and 46mV/Dec Swing. 2010 Symposium on VLSI Technology; 2010; pp 121–122.10.1109/VLSIT.2010.5556195 ↗
11. 10.1109/led.2013.225865210.1109/led.2013.2258652 ↗
12. Kinoshita, A.; Tsuchiya, Y.; Yagishita, A.; Uchida, K.; Koga, J. Solution for High-Performance Schottky-Source/Drain MOSFETs: Schottky Barrier Height Engineering with Dopant Segregation Technique. Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004; pp 168–169.10.1109/VLSIT.2004.1345459 ↗
13. 10.1109/ted.2011.214538110.1109/ted.2011.2145381 ↗
14. 10.1088/0268-1242/29/5/05400410.1088/0268-1242/29/5/054004 ↗
15. 10.1039/c1nr10847f10.1039/c1nr10847f ↗
16. 10.3390/app917346210.3390/app9173462 ↗
17. 10.1088/0957-4484/22/36/36530510.1088/0957-4484/22/36/365305 ↗
18. 10.1557/jmr.2011.18810.1557/jmr.2011.188 ↗
19. 10.1021/nl300990q10.1021/nl300990q ↗
20. 10.1063/1.357465010.1063/1.3574650 ↗
21. 10.1109/ted.2014.234250210.1109/ted.2014.2342502 ↗
22. Kamimura, H. Nickel Silicide Contact for Silicon Nanowire FET. Master Thesis, Tokyo Institute of Technology, Tokyo, 2009.
23. 10.1088/0957-4484/21/10/10570110.1088/0957-4484/21/10/105701 ↗
24. Appenzeller, J.; Knoch, J.; Tutuc, E.; Reuter, M.; Guha, S. Dual-Gate Silicon Nanowire Transistors with Nickel Silicide Contacts. Electron Devices Meeting, 2006; IEDM ’06. International, 2006; pp 1–4.10.1109/IEDM.2006.346842 ↗
25. 10.1063/1.499919510.1063/1.4999195 ↗
26. 10.1007/s11664-009-1071-110.1007/s11664-009-1071-1 ↗
27. 10.1007/s12274-013-0315-910.1007/s12274-013-0315-9 ↗
28. 10.1021/nl103156q10.1021/nl103156q ↗
29. 10.1021/nl401593f10.1021/nl401593f ↗
30. 10.1038/nature0267410.1038/nature02674 ↗
31. 10.1021/nl071046u10.1021/nl071046u ↗
32. 10.1109/tnano.2017.269496910.1109/tnano.2017.2694969 ↗