Enabling the Angstrom Era: 2D material-based multi-bridge-channel complementary field effect transistors
Source abstract
Abstract
This review presents a strategic roadmap for integrating two-dimensional materials (2DMs) into multi-bridge channel (MBC) complementary field-effect transistors (CFETs). It highlights key integration challenges, essential design considerations, and industrialization strategies for 2DM-MBC CFETs. These advances are expected to enable ultra-small, energy-efficient, and high-performance devices in the Angstrom Era that transcend the scaling limitations of silicon technology, paving the way for innovative applications in artificial intelligence (AI), the Internet of Things (IoT), and edge computing.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Thermal properties of materials · Graphene research and applications · 2D Materials and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (98)
Show source-provided references
1. Waldrop, M. M. The chips are down for Moore’s law. Nature 530, 144 (2016).10.1038/530144a ↗
2. Uchida, K. et al. Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm. in Proc. International Electron Devices Meeting (IEDM), 47–50, (IEEE, 2002).10.1109/IEDM.2002.1175776 ↗
3. Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545–557 (2020).10.1038/s41565-020-0724-3 ↗
4. Zeng, S., Liu, C. & Zhou, P. Transistor engineering based on 2D materials in the post-silicon era. Nat. Rev. Electr. Eng. 1, 335–348 (2024).10.1038/s44287-024-00045-6 ↗
5. Jayachandran, D., Sakib, N. U. & Das, S. 3D integration of 2D electronics. Nat. Rev. Electr. Eng. 1, 300–316 (2024).10.1038/s44287-024-00038-5 ↗
6. Kim, K. S. et al. The future of two-dimensional semiconductors beyond Moore’s law. Nat. Nanotechnol. 19, 895–906 (2024).10.1038/s41565-024-01695-1 ↗
7. Huang, X. et al. High drive and low leakage current MBC FET with channel thickness 1.2 nm/0.6 nm. in Proc. IEEE International Electron Devices Meeting (IEDM), 12.1.1–12.1.4 (IEEE, 2020).10.1109/IEDM13553.2020.9371941 ↗
8. Liu, M. G. et al. Large-scale ultrathin channel nanosheet-stacked CFET based on CVD 1L MoS2/WSe2. Adv. Electron. Mater. 9, 2200722 (2023).10.1002/aelm.202200722 ↗
9. Huang, X. et al. Ultrathin multibridge channel transistor enabled by van der Waals assembly. Adv. Mater. 33, 2102201 (2021).10.1002/adma.202102201 ↗
10. Kang, J. H. et al. Monolithic 3D integration of 2D materials-based electronics towards ultimate edge computing solutions. Nat. Mater. 22, 1470–1477 (2023).10.1038/s41563-023-01704-z ↗
11. Kim, J. Y., Ju, X., Ang, K. W. & Chi, D. Z. Van der Waals layer transfer of 2D materials for monolithic 3D electronic system integration: review and outlook. ACS Nano 17, 1831–1844 (2023).10.1021/acsnano.2c10737 ↗
12. Lu, K., Shim, J., Kim, K. S., Kim, S. W. & Kim, J. 2D materials can unlock single-crystal-based monolithic 3D integration. Nat. Electron. 7, 416–418 (2024).10.1038/s41928-024-01190-4 ↗
13. Seol, M. et al. High-throughput growth of wafer-scale monolayer transition metal dichalcogenide via vertical Ostwald ripening. Adv. Mater. 32, 2003542 (2020).10.1002/adma.202003542 ↗
14. Schulman, D. S., Arnold, A. J. & Das, S. Contact engineering for 2D materials and devices. Chem. Soc. Rev. 47, 3037–3058 (2018).10.1039/C7CS00828G ↗
15. Illarionov, Y. Y. et al. Insulators for 2D nanoelectronics: the gap to bridge. Nat. Commun. 11, 3385 (2020).10.1038/s41467-020-16640-8 ↗
16. Kim, J. S. et al. Addressing interconnect challenges for enhanced computing performance. Science 386, eadk6189 (2024).10.1126/science.adk6189 ↗
17. International Roadmap for Devices and Systems (IRDSTM) 2022 Edition. https://irds.ieee.org/editions/2022 (IEEE, 2022).
18. Xia, Y. et al. Wafer-scale demonstration of MBC-FET and C-FET arrays based on two-dimensional semiconductors. Small 18, 2107650 (2022).10.1002/smll.202107650 ↗
19. Moroz, V. et al. DTCO launches Moore’s law over the feature scaling wall. in Proc. IEEE International Electron Devices Meeting (IEDM), 41.1.1–41.1.4 (IEEE, 2020).10.1109/IEDM13553.2020.9372010 ↗
20. Biswas, D., Myers, J., Ryckaert, J. & Samavedam, S. B. STCO: driving the more than Moore era. in Proc. IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 7–8 (IEEE, 2024).10.1109/ISVLSI61997.2024.00013 ↗
21. Bae G. et al. 3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications. in Proc. IEEE International Electron Devices Meeting (IEDM), 28.7.1–28.7.4 (IEEE, 2018).10.1109/IEDM.2018.8614629 ↗
22. Yoon E. et al. Sub 30 nm multi-bridge-channel MOSFET (MBCFET) with metal gate electrode for ultra high performance application. in Proc. IEDM Technical Digest. IEEE International Electron Devices Meeting, 627–630 (IEEE, 2004).
23. Moore, A. L. & Shi, L. Emerging challenges and materials for thermal management of electronics. Mater. Today 17, 163–174 (2014).10.1016/j.mattod.2014.04.003 ↗
24. Song, H. F. et al. Two-dimensional materials for thermal management applications. Joule 2, 442–463 (2018).10.1016/j.joule.2018.01.006 ↗
25. O’Brien, K. P. et al. Process integration and future outlook of 2D transistors. Nat. Commun. 14, 6400 (2023).10.1038/s41467-023-41779-5 ↗
26. Radhakrishnan, K., Swaminathan, M. & Bhattacharyya, B. K. Power delivery for high- performance microprocessors-challenges, solutions, and future trends. IEEE Trans. Compon., Packag. Manuf. Technol. 11, 655–671 (2021).10.1109/TCPMT.2021.3065690 ↗
27. Chen, R. et al. Opportunities of chip power integrity and performance improvement through wafer backside (BS) connection. in Proc. 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding, 1–5 (ACM, 2022)10.1145/3557988.3569716 ↗
28. Hitesh, S., Dasika, P., Watanabe, K., Taniguchi, T. & Majumdar, K. Integration of 3-level MoS2 multibridge channel FET with 2D layered contact and gate dielectric. IEEE Electron Device Lett. 43, 1993–1996 (2022).10.1109/LED.2022.3206866 ↗
29. Li, N. et al. Atomic layer deposition of Al2O3 directly on 2D materials for high-performance electronics. Adv. Mater. Interfaces 6, 1802055 (2019).10.1002/admi.201802055 ↗
30. Price, K. M. et al. Plasma-enhanced atomic layer deposition of HfO2 on monolayer, bilayer, and trilayer MoS2 for the integration of high-κ dielectrics in two-dimensional devices. ACS Appl. Nano Mater. 2, 4085–4094 (2019).10.1021/acsanm.9b00505 ↗
31. Marinov, D. et al. Reactive plasma cleaning and restoration of transition metal dichalcogenide monolayers. npj 2D Mater. Appl. 5, 17 (2021).10.1038/s41699-020-00197-7 ↗
32. Lee, S. H. et al. Improvements in structural and optical properties of wafer-scale hexagonal boron nitride film by post-growth annealing. Sci. Rep. 9, 10590 (2019).10.1038/s41598-019-47093-9 ↗
33. Suh, J. et al. Reconfiguring crystal and electronic structures of MoS2 by substitutional doping. Nat. Commun. 9, 199 (2018).10.1038/s41467-017-02631-9 ↗
34. Kozhakhmetov, A. et al. Controllable p-Type doping of 2D WSe2 via vanadium substitution. Adv. Funct. Mater. 31, 2105252 (2021).10.1002/adfm.202105252 ↗
35. Rai, A. et al. Air stable doping and intrinsic mobility enhancement in monolayer molybdenum disulfide by amorphous titanium suboxide encapsulation. Nano Lett. 15, 4329–4336 (2015).10.1021/acs.nanolett.5b00314 ↗
36. Alharbi, A. & Shahrjerdi, D. Analyzing the effect of high-k dielectric-mediated doping on contact resistance in top-gated monolayer MoS2 transistors. IEEE Trans. Electron Devices 65, 4084–4092 (2018).10.1109/TED.2018.2866772 ↗
37. Ma, J. Y. et al. Top gate engineering of field-effect transistors based on wafer-scale two-dimensional semiconductors. J. Mater. Sci. 106, 243–248 (2022).
38. Shen, P. C. et al. Ultralow contactresistance between semimetal and monolayer semiconductors. Nature 593, 211–217 (2021).10.1038/s41586-021-03472-9 ↗
39. Li, W. S. et al. Approaching the quantum limit in two-dimensional semiconductor contacts. Nature 613, 274–279 (2023).10.1038/s41586-022-05431-4 ↗
40. Jiang, J. F. et al. Yttrium-doping-induced metallization of molybdenum disulfide for ohmic contacts in two-dimensional transistors. Nat. Electron. 7, 545–556 (2024).10.1038/s41928-024-01176-2 ↗
41. Zou, T. et al. High-performance solution-processed 2D p-Type WSe2 transistors and circuits through molecular doping. Adv. Mater. 35, 2208934 (2023).10.1002/adma.202208934 ↗
42. Wang, Y. X. et al. Field-effect transistors made from solution-grown two-dimensional tellurene. Nat. Electron. 1, 228–236 (2018).10.1038/s41928-018-0058-4 ↗
43. Zhao, C. et al. Evaporated tellurium thin films for p-type field-effect transistors and circuits. Nat. Nanotechnol. 15, 53–58 (2020).10.1038/s41565-019-0585-9 ↗
44. Liu, A. et al. Selenium-alloyed tellurium oxide for amorphous p-channel transistors. Nature 629, 798–802 (2024).10.1038/s41586-024-07360-w ↗
45. Subramanian, S. et al. First monolithic integration of 3D complementary FET (CFET) on 300 mm wafers. in Proc. IEEE Symposium on VLSI Technology, 1–2 (IEEE, 2020).10.1109/VLSITechnology18217.2020.9265073 ↗
46. Schuddinck, P. et al. PPAC of sheet-based CFET configurations for 4 track design with 16 nm metal pitch. in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 365–366 (IEEE, 2022).10.1109/VLSITechnologyandCir46769.2022.9830492 ↗
47. Vandooren, A. et al. Demonstration of 3D sequential FD-SOI on CMOS FinFET stacking featuring low temperature Si layer transfer and top tier device fabrication with tier interconnections. in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 330–331 (IEEE, 2022).10.1109/VLSITechnologyandCir46769.2022.9830400 ↗
48. Franco, J. et al. Atomic hydrogen exposure to enable high-quality low-temperature SiO2 with excellent pMOS NBTI reliability compatible with 3D sequential tier stacking. in Proc. IEEE International Electron Devices Meeting (IEDM), 31.32.31–31.32.34 (IEEE, 2020).10.1109/IEDM13553.2020.9372054 ↗
49. Kim, S. K. et al. Heterogeneous 3D sequential CFET with Ge (110) nanosheet p-FET on Si (100) bulk n-FET by direct wafer bonding. in Proc. International Electron Devices Meeting (IEDM), 20.1.1–20.1.4 (IEEE, 2022).10.1109/IEDM45625.2022.10019551 ↗
50. Lu, C. M. V. et al. Key process steps for high performance and reliable 3D sequential integration. in Proc. Symposium on VLSI Technology, T226–T227 (IEEE, 2017).10.23919/VLSIT.2017.7998181 ↗
51. Huang, C. Y. et al. 3-D self-aligned stacked NMOS-on-PMOS nanoribbon transistors for continued Moore’s law scaling. in Proc. IEEE International Electron Devices Meeting (IEDM), 20.6.1–20.6.4 (IEEE, 2020).10.1109/IEDM13553.2020.9372066 ↗
52. Kim, S. K. et al. Role of inter-Layer dielectric on the electrical and heat dissipation characteristics in the heterogeneous 3D sequential CFETs with Ge p-FETs on Si n-FETs. in Proc. International Electron Devices Meeting, (IEDM), 1–4 (IEEE, 2023).10.1109/IEDM45741.2023.10413845 ↗
53. Vandooren, A. et al. 3D sequential low temperature top tier devices using dopant activation with excimer laser anneal and strained silicon as performance boosters. in Proc. IEEE Symposium on VLSI Technology, 1–2 (IEEE, 2020).10.1109/VLSITechnology18217.2020.9265026 ↗
54. Chang, S. W. et al. First demonstration of heterogeneous IGZO/Si CFET monolithic 3-D integration with dual work function gate for ultralow-power SRAM and RF applications. IEEE Trans. Electron Devices 69, 2101–2107 (2022).10.1109/TED.2021.3138947 ↗
55. Hsieh, W. H. et al. Monolithic 3-D self-aligned heterogeneous nanosheet channel complementary FETs with matched VT by band alignments of individual channels. in Proc. IEEE Transactions on Electron Devices, 3383–3389 (IEEE, 2024).10.1109/TED.2024.3371946 ↗
56. Mertens, H. et al. Nanosheet-based complementary field-effect transistors (CFETs) at 48 nm gate pitch, and middle dielectric isolation to enable CFET inner spacer formation and multi-vt patterning. in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 1–2 (IEEE, 2023).10.23919/VLSITechnologyandCir57934.2023.10185218 ↗
57. Jang, D., Jung, S. G., Min, S. J. & Yu, H. Y. Electrothermal characterization and optimization of monolithic 3D complementary FET (CFET). IEEE Access 9, 158116–158121 (2021).10.1109/ACCESS.2021.3130654 ↗
58. Liao, S. et al. Complementary field-effect transistor (CFET) demonstration at 48 nm gate pitch for future logic technology scaling. in Proc. International Electron Devices Meeting (IEDM),1–4 (IEEE, s2023).
59. Demuynck, S. et al. Monolithic complementary field effect transistors (CFET) demonstrated using middle dielectric isolation and stacked contacts. in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 1–2 (2024).10.1109/VLSITechnologyandCir46783.2024.10631349 ↗
60. Ryckaert, J. et al. The complementary FET (CFET) for CMOS scaling beyond N3. in Proc. IEEE Symposium on VLSI Technology, 141–142 (IEEE, 2018).10.1109/VLSIT.2018.8510618 ↗
61. Rosseel, E. et al. Source/drain epitaxy for nanosheet-based CFET devices. ECS Trans. 114, 29 (2024).10.1149/11402.0029ecst ↗
62. Lee, D., Choi, Y., Kim, J. & Kim, J. Recessed-channel WSe2 field-effect transistor via self-terminated doping and layer-by- layer etching. ACS Nano 16, 8484–8492 (2022).10.1021/acsnano.2c03402 ↗
63. Das, S. et al. Transistors based on two-dimensional materials for future integrated circuits. Nat. Electron. 4, 786–799 (2021).10.1038/s41928-021-00670-1 ↗
64. Cao, W. et al. The future transistors. Nature 620, 501–515 (2023).10.1038/s41586-023-06145-x ↗
65. Wang, S. et al. Two-dimensional devices and integration towards the silicon lines. Nat. Mater. 21, 1225–1239 (2022).10.1038/s41563-022-01383-2 ↗
66. Guimaraes, M. H. D. et al. Atomically thin ohmic edge contacts between two-dimensional materials. ACS Nano 10, 6392–6399 (2016).10.1021/acsnano.6b02879 ↗
67. Song, S. et al. Atomic transistors based on seamless lateral metal-semiconductor junctions with a sub-1-nm transfer length. Nat. Commun. 13, 4916 (2022).10.1038/s41467-022-32582-9 ↗
68. Jourdain, A. et al. Extreme wafer thinning and nano-TSV processing for 3D heterogeneous integration. in Proc. IEEE 70th Electronic Components and Technology Conference (ECTC), 42–48 (IEEE, 2020).10.1109/ECTC32862.2020.00020 ↗
69. Salahuddin, S., Ni, K. & Datta, S. The era of hyper-scaling in electronics. Nat. Electron. 1, 442–450 (2018).10.1038/s41928-018-0117-x ↗
70. Zhang, D. & Lu, J. J. Q. Materials for Advanced Packaging 3D Integration Technologies: An Overview, 1–26 (Springer, 2017).10.1007/978-3-319-45098-8_1 ↗
71. Duan, F. Q. et al. Efficient modulation of thermal transport in two-dimensional materials for thermal management in device applications. Nanoscale 15, 1459–1483 (2023).10.1039/D2NR06413H ↗
72. Zhao, W. et al. Defect-engineered heat transport in graphene: a route to high efficient thermal rectification. Sci. Rep. 5, 11962 (2015).10.1038/srep11962 ↗
73. Chen, X. K., Zeng, Y. J. & Chen, K. Q. Thermal transport in two-dimensional heterostructures. Front. Mater. 7, 578791 (2020).10.3389/fmats.2020.578791 ↗
74. Yan, Z. Q., Yoon, M. & Kumar, S. Influence of defects and doping on phonon transport properties of monolayer MoSe2. 2D Mater. 5, 031008 (2018).10.1088/2053-1583/aabd54 ↗
75. Zhang, G. & Zhang, Y. W. Strain effects on thermoelectric properties of two-dimensional materials. Mech. Mater. 91, 382–398 (2015).10.1016/j.mechmat.2015.03.009 ↗
76. Chu, C. L. et al. Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications. Sci. Rep. 13, 9433 (2023).10.1038/s41598-023-36614-2 ↗
77. Arimura, H. et al. Toward high-performance and reliable Ge channel devices for 2 nm node and beyond. in Proc. IEEE International Electron Devices Meeting (IEDM), 2.1.1–2.1.4 (IEEE, 2020).10.1109/IEDM13553.2020.9372007 ↗
78. Liu, Y. et al. Promises and prospects of two-dimensional transistors. Nature 591, 43–53 (2021).10.1038/s41586-021-03339-z ↗
79. Hu, C.-K. & Harper, J. M. E. Copper interconnections and reliability. Mater. Chem. Phys. 52, 5–16 (1998).10.1016/S0254-0584(98)80000-X ↗
80. Kotsugi, Y. et al. Atomic layer deposition of Ru for replacing Cu-interconnects. Chem. Mater. 33, 5639–5651 (2021).10.1021/acs.chemmater.1c01054 ↗
81. Han, H. J. et al. Topological metal MoP nanowire for interconnect. Adv. Mater. 35, 2208965 (2023).10.1002/adma.202208965 ↗
82. Chudzik, M. et al. High-performance high-κ/Metal gates for 45nm CMOS and beyond with gate-first processing. Digest of Technical Papers. 2007 IEEE Symposium on VLSI Technology, 194–195 ((IEEE, 2007).10.1109/VLSIT.2007.4339689 ↗
83. Hinkle, C. L. et al. Dipole controlled metal gate with hybrid low resistivity cladding for gate-last CMOS with low Vt. in Proc. Symposium on VLSI Technology, 183–184 (IEEE, 2010).10.1109/VLSIT.2010.5556220 ↗
84. Cheema, S. S. et al. Giant energy storage and power density negative capacitance superlattices. Nature 629, 803–809 (2024).10.1038/s41586-024-07365-5 ↗
85. Hu, C. 3D FinFET and other sub-22 nm transistors. in Proc. 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 1–5 (IEEE, 2012).10.1109/IPFA.2012.6306337 ↗
86. Jeong, J. et al. World’s first GAA 3 nm foundry platform technology (SF3) with novel multi-bridge-channel-FET(MBCFETTM) process. in Proc. IEEE Symposium on VLSI Technology and Circuits, 1–2 (IEEE, 2023)10.23919/VLSITechnologyandCir57934.2023.10185353 ↗
87. Kim, J. V. et al. S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70 nm DRAM feature size and beyond. Digest of Technical Papers. 2005 Symposium on VLSI Technology 34–35 (IEEE, 2005)
88. Jeon, S., Choi, J., Jung, H.-c., Kim, S. and Lee, T. Investigation on the local variation in BCAT process for DRAM technology. in Proc. IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, FA-4.1–FA-4.2 (IEEE, 2017).10.1109/IRPS.2017.7936374 ↗
89. Hur, J. S. et al. Oxide and 2D TMD semiconductors for 3D DRAM cell transistors. Nanoscale Horiz. 9, 934–945 (2024).10.1039/D4NH00057A ↗
90. Lee, J. D., Hur, S. H. & Choi, J. D. Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Device Lett. 23, 264–266 (2002).10.1109/55.998871 ↗
91. Park, K. T. et al. Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming. IEEE J. Solid-State Circuits 50, 204–213 (2015).10.1109/JSSC.2014.2352293 ↗
92. Huo, Z., Cheng, W. & Yang, S. Unleash scaling potential of 3D NAND with innovative Xtacking® architecture. in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 254–255 (IEEE, 2022).10.1109/VLSITechnologyandCir46769.2022.9830285 ↗
93. Auth, C. et al. A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects. in Proc. IEEE International Electron Devices Meeting (IEDM), 29.1.1–29.1.4 (IEEE, 2017).10.1109/IEDM.2017.8268472 ↗
94. Beyne, E., Jourdain, A. and Beyer, G. Nano-through silicon vias(nTSV) for backside power delivery networks (BSPDN). in Proc. IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 1–2 (IEEE, 2023)10.23919/VLSITechnologyandCir57934.2023.10185227 ↗
95. Abedin, M., Khan, S., Lanzillo, N. & Dechene, D. DTCO guided process integration: case studies from FEOL & BEOL with BSPDN. in Proc. 35th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), 1–5 (IEEE, 2024).10.1109/ASMC61125.2024.10545465 ↗
96. Zhang, X. W. et al. Heterogeneous 2.5D integration on through silicon interposer. Appl. Phys. Rev. 2, 021308 (2015).10.1063/1.4921463 ↗
97. Zhang, S. et al. Challenges and recent prospectives of 3D heterogeneous integration. e-Prime Adv. Electr. Eng. Electron. Energy 2, 100052 (2022).10.1016/j.prime.2022.100052 ↗
98. Munoz, R. Industry scale reuse in the chiplet Era. in Proc. International VLSI Symposium on Technology, Systems and Applications, 2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT), 1–2 (IEEE, 2023).10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134086 ↗