Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
Source abstract
Abstract
Abstract The fabrication of integrated circuits (ICs) employing two-dimensional (2D) materials is a major goal of semiconductor industry for the next decade, as it may allow the extension of the Moore’s law, aids in in-memory computing and enables the fabrication of advanced devices beyond conventional complementary metal-oxide-semiconductor (CMOS) technology. However, most circuital demonstrations so far utilizing 2D materials employ methods such as mechanical exfoliation that are not up-scalable for wafer-level fabrication, and their application could achieve only simple functionalities such as logic gates. Here, we present the fabrication of a crossbar array of memristors using multilayer hexagonal boron nitride (h-BN) as dielectric, that exhibit analog bipolar resistive switching in >96% of devices, which is ideal for the implementation of multi-state memory element in most of the neural networks, edge computing and machine learning applications. Instead of only using this memristive crossbar array to solve a simple logical problem, here we go a step beyond and present the combination of this h-BN crossbar array with CMOS circuitry to implement extreme learning machine (ELM) algorithm. The CMOS circuit is used to design the encoder unit, and a h-BN crossbar array of 2D hexagonal boron nitride (h-BN) based memristors is used to implement the decoder functionality. The proposed hybrid architecture is demonstrated for complex audio, image, and other non-linear classification tasks on real-time datasets.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Neuroscience and Neural Engineering
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (54)
Show source-provided references
1. Xu, X. et al. Scaling for edge inference of deep neural networks. Nat. Electron. 1, 216–222 (2018).10.1038/s41928-018-0059-3 ↗
2. Sze, V., Chen, Y. H., Emer, J., Suleiman, A., & Zhang, Z., Hardware for machine learning: challenges and opportunities. In 2017 IEEE Custom Integrated Circuits Conference (CICC) 1–8 (IEEE, 2017).10.1109/CICC.2017.7993626 ↗
3. Shi, W., Cao, J., Zhang, Q., Li, Y. & Xu, L. Edge computing: vision and challenges. IEEE Internet Things J. 3, 637–646 (2016).10.1109/JIOT.2016.2579198 ↗
4. Wulf, W. A. & McKee, S. A. Hitting the memory wall: Implications of the obvious. ACM SIGARCH Computer Architecture N. 23, 20–24 (1995).10.1145/216585.216588 ↗
5. Horowitz, M. 1.1 computing’s energy problem (and what we can do about it). In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 10–14 (IEEE, 2014).10.1109/ISSCC.2014.6757323 ↗
6. Draghici, S. Neural networks in analog hardware—design and implementation issues. Int. J. Neural Syst. 10, 19–42 (2000).10.1142/S0129065700000041 ↗
7. Chang, H. Y. et al. AI hardware acceleration with analog memory: microarchitectures for low energy at high speed. IBM J. Res. Dev. 63, 1–8 (2019).10.1147/JRD.2019.2934050 ↗
8. Kinget, P. & Steyaert, M. Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits. In Proceedings of Custom Integrated Circuits Conference 333–336 (IEEE, 1996).10.1109/CICC.1996.510569 ↗
9. Thakur, C. S., Wang, R., Hamilton, T. J., Tapson, J. & van Schaik, A. A low power trainable neuromorphic integrated circuit that is tolerant to device mismatch. IEEE Trans. Circuits Syst. I: Regul. Pap. 63, 211–221 (2016).10.1109/TCSI.2015.2512743 ↗
10. Thakur, C. S. et al. An analogue neuromorphic co-processor that utilizes device mismatch for learning applications. IEEE Trans. Circuits Syst. I: Regul. Pap. 65, 1174–1184 (2017).10.1109/TCSI.2017.2756878 ↗
11. Gupta, S. et al. Low power, CMOS-MoS 2 memtransistor based neuromorphic hybrid architecture for wake-up systems. Sci. Rep. 9, 1–9 (2019).10.1038/s41598-019-51606-x ↗
12. Kumar, P. et al. Neuromorphic in-memory computing framework using memtransistor cross-bar based support vector machines. In 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS) 311–314 (IEEE, 2019).10.1109/MWSCAS.2019.8885180 ↗
13. Tripathi, A., Arabizadeh, M., Khandelwal, S., & Thakur, C. S., Analog neuromorphic system based on multi input floating gate mos neuron model. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS) 1–5 (IEEE, 2019).10.1109/ISCAS.2019.8702492 ↗
14. Paul, T., Ahmed, T., Tiwari, K. K., Thakur, C. S. & Ghosh, A. A high-performance MoS2 synaptic device with floating gate engineering for neuromorphic computing. 2D Mater. 6, 045008 (2019).10.1088/2053-1583/ab23ba ↗
15. Paul, T., Mukundan, A. A., Tiwari, K. K., Ghosh, A. & Thakur, C. S. Demonstration of intrinsic STDP learning capability in all-2D multi-state MoS2 memory and its application in modelling neuromorphic speech recognition. 2D Mater. 8, 045031 (2021).10.1088/2053-1583/ac210a ↗
16. Wu, X. et al. Thinnest nonvolatile memory based on monolayer h‐BN. Adv. Mater. 31, 1806790 (2019).10.1002/adma.201806790 ↗
17. Mitra, S., Kabiraj, A. & Mahapatra, S. Theory of nonvolatile resistive switching in monolayer molybdenum disulfide with passive electrodes. npj 2D Mater. Appl. 5, 1–11 (2021).10.1038/s41699-021-00209-0 ↗
18. Zhang, F. et al. Electric-field induced structural transition in vertical MoTe 2-and Mo 1–x W x Te 2-based resistive memories. Nat. Mater. 18, 55–61 (2019).10.1038/s41563-018-0234-y ↗
19. Huang, G. B., Bai, Z., Kasun, L. L. C. & Vong, C. M. Local receptive fields based extreme learning machine. IEEE Comput. Intell. Mag. 10, 18–29 (2015).10.1109/MCI.2015.2405316 ↗
20. Huang, G. B., Zhu, Q. Y. & Siew, C. K. Extreme learning machine: theory and applications. Neurocomputing 70, 489–501 (2006).10.1016/j.neucom.2005.12.126 ↗
21. Bartolozzi, C. & Indiveri, G. Synaptic dynamics in analog VLSI. Neural Comput. 19, 2581–2603 (2007).10.1162/neco.2007.19.10.2581 ↗
22. Alistarh, D., Grubic, D., Li, J., Tomioka, R. & Vojnovic, M. QSGD: Communication-efficient SGD via gradient quantization and encoding. Adv. Neural Inf. Process. Syst. 30, 1709–1720 (2017).
23. Kang, K. & Shibata, T. An on-chip-trainable Gaussian-kernel analog support vector machine. IEEE Trans. Circuits Syst. I: Regul. Pap. 57, 1513–1524 (2009).10.1109/TCSI.2009.2034234 ↗
24. Peng, S. Y., Minch, B. A., & Hasler, P., Analog VLSI implementation of support vector machine learning and classification. In 2008 IEEE International Symposium on Circuits and Systems 860–863 (IEEE, 2008).10.1109/ISCAS.2008.4541554 ↗
25. Bong, K., Kim, G., & Yoo, H. J., Energy-efficient Mixed-mode support vector machine processor with analog Gaussian kernel. In Proceedings of the IEEE 2014 Custom Integrated Circuits Conference 1–4 (IEEE, 2014).10.1109/CICC.2014.6946137 ↗
26. Mishra, M. & Akashe, S. High performance, low power 200 Gb/s 4: 1 MUX with TGL in 45 nm technology. Appl. Nanosci. 4, 271–277 (2014).10.1007/s13204-013-0206-0 ↗
27. Chen, S. et al. Wafer-scale integration of two-dimensional materials in high-density memristive crossbar arrays for artificial neural networks. Nat. Electron. 3, 638–645 (2020).10.1038/s41928-020-00473-w ↗
28. Ye, C. et al. Enhanced resistive switching performance for bilayer HfO2/TiO2 resistive random access memory. Semiconductor Sci. Technol. 31, 105005 (2016).10.1088/0268-1242/31/10/105005 ↗
29. Kim, S. et al. Engineering synaptic characteristics of TaOx/HfO2 bi-layered resistive switching device. Nanotechnology 29, 415204 (2018).10.1088/1361-6528/aad64c ↗
30. Chang, Y. F., Tsai, Y. T., Syu, Y. E. & Chang, T. C. Study of electric faucet structure by embedding Co nanocrystals in a FeOx-based memristor. ECS J. Solid State Sci. Technol. 1, Q57 (2012).10.1149/2.020203jss ↗
31. Yu, S. et al. Improved uniformity of resistive switching behaviors in HfO2 thin films with embedded Al layers. Electrochem. Solid State Lett., 13, H36 (2009).10.1149/1.3267050 ↗
32. Wang, T. Y. et al. Atomic layer deposited Hf 0.5 Zr 0.5 O 2-based flexible memristor with short/long-term synaptic plasticity. Nanoscale Res. Lett. 14, 1–6 (2019).10.1186/s11671-018-2843-4 ↗
33. Choi, S. et al. SiGe epitaxial memory for neuromorphic computing with reproducible high performance based on engineered dislocations. Nat. Mater. 17, 335–340 (2018).10.1038/s41563-017-0001-5 ↗
34. Maikap, S. & Rahaman, S. Z. Bipolar resistive switching memory characteristics using Al/Cu/GeOx/W memristor. ECS Trans. 45, 257 (2012).10.1149/1.3700961 ↗
35. Wu, J. et al. Multilevel characteristics for bipolar resistive random access memory based on hafnium doped SiO2 switching layer. Mater. Sci. Semiconductor Process. 43, 144–148 (2016).10.1016/j.mssp.2015.12.012 ↗
36. Guo, T. et al. Overwhelming coexistence of negative differential resistance effect and RRAM. Phys. Chem. Chem. Phys. 20, 20635–20640 (2018).10.1039/C8CP03492C ↗
37. Huang, T. H. et al. Resistive memory for harsh electronics: immunity to surface effect and high corrosion resistance via surface modification. Sci. Rep. 4, 1–5 (2014).10.1038/srep04958 ↗
38. Abbas, Y. et al. The observation of resistive switching characteristics using transparent and biocompatible Cu2+-doped salmon DNA composite thin film. Nanotechnology 30, 335203 (2019).10.1088/1361-6528/ab1cfd ↗
39. Zhuo, V. Y. Q. et al. Improved switching uniformity and low-voltage operation in ${\rm TaO} _ {x} $-based RRAM using Ge reactive layer. IEEE Electron Device Lett. 34, 1130–1132 (2013).10.1109/LED.2013.2271545 ↗
40. Vishwanath, S. K., Woo, H. & Jeon, S. Enhancement of resistive switching properties in Al2O3 bilayer-based atomic switches: multilevel resistive switching. Nanotechnology 29, 235202 (2018).10.1088/1361-6528/aab6a3 ↗
41. Wang, Z. et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. Nat. Mater. 16, 101–108 (2017).10.1038/nmat4756 ↗
42. Jo, S. H. et al. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297–1301 (2010).10.1021/nl904092h ↗
43. Kim, S. et al. Analog synaptic behavior of a silicon nitride memristor. ACS Appl. Mater. Interfaces 9, 40420–40427 (2017).10.1021/acsami.7b11191 ↗
44. Yan, X. et al. Memristor with Ag‐cluster‐doped TiO2 films as artificial synapse for neuroinspired computing. Adv. Funct. Mater. 28, 1705320 (2018).10.1002/adfm.201705320 ↗
45. Shi, Y. et al. Electronic synapses made of layered two-dimensional materials. Nat. Electron. 1, 458–465 (2018).10.1038/s41928-018-0118-9 ↗
46. Lanza, M. et al. Advanced data encryption using two-dimensional materials. Adv. Mater. 33, 2100185 (2021).10.1002/adma.202100185 ↗
47. Lanza, M., Smets, Q., Huyghebaert, C. & Li, L. J. Yield, variability, reliability, and stability of two-dimensional materials based solid-state electronic devices. Nat. Commun. 11, 1–5 (2020).10.1038/s41467-020-19053-9 ↗
48. Yuan, B. et al. 150 nm× 200 nm cross‐point hexagonal boron nitride‐based memristors. Adv. Electron. Mater. 6, 1900115 (2020).10.1002/aelm.201900115 ↗
49. Piczak, K. J. ESC: dataset for environmental sound classification. In Proceedings of the 23rd ACM international conference on Multimedia 1015–1018 (2015).10.1145/2733373.2806390 ↗
50. Jackson, Z. et al. Jakobovski/free-spoken-digitdataset:v1.0.7. https://doi.org/10.5281/zenodo.1136198 (2018).10.5281/zenodo.1136198 ↗
51. Xu, Y. et al. A FPGA implementation of the CAR-FAC cochlear model. Front. Neurosci. 12, 198 (2018).10.3389/fnins.2018.00198 ↗
52. Merz, C. J. & Murphy, P. M. UCI Repository of Machine Learning Databases (Department of Information and Computer Science, University of California, 1996) https://archive.ics.uci.edu/ml/index.php.
53. Tapson, J. & van Schaik, A. Learning the pseudoinverse solution to network weights. Neural Netw. 45, 94–100 (2013).10.1016/j.neunet.2013.02.008 ↗
54. Wood, J. D. et al. Annealing free, clean graphene transfer using alternative polymer scaffolds. Nanotechnology 26, 055302 (2015).10.1088/0957-4484/26/5/055302 ↗