Mobility enhancement of strained Si transistors by transfer printing on plastic substrates
Source abstract
Abstract
Strain engineering has been utilized to overcome the limitation of geometric scaling in Si-based thin-film transistor (TFT) technology by significantly improving carrier mobility. However, current strain engineering methods have several drawbacks: they generate atomic defects in the interface between Si and strain inducers, they involve high-cost epitaxial depositions and they are difficult to apply to flexible electronics with plastic substrates. Here, we report the formation of a strained Si membrane with oxidation-induced residual strain by releasing a host Si substrate of a silicon-on-insulator (SOI) wafer. The construction of the suspended Si/SiO2 structures induces >0.5% tensile strain on the top Si membrane. The fabricated TFTs with strained Si channels are transferred onto plastics using a roll-based transfer technique, and they exhibit a mobility enhancement factor of 1.2–1.4 compared with an unstrained Si TFT. Strained thin-film transistors have been made by releasing the silicon layer of a silicon-on-insulator (SOI) wafer to realize better devices. Stretching a silicon thin film by a transfer process makes it easier for electrons to flow through the film and hence improves the performance of electronic devices. Jong-Hyun Ahn from Yonsei University and colleagues have realized a simple and cost-effective way for achieving this. After fabricating devices on a SOI wafer, they etched the handle silicon layer of a SOI wafer to leave a suspended silicon–silicon dioxide membrane. Residual oxidation-induced compressive strain in the buried oxide layer of the wafer created the desired strain and introduced it to the top silicon layer. This transfer-process-based approach reduced the number of defects in silicon and enabled devices to be transferred to plastic substrates to realize flexible devices. Formation of a strained Si membrane with oxidation-induced residual strain by releasing a host Si substrate of a silicon-on-insulator (SOI) wafer is demonstrated. To do this, we construct suspended Si/SiO2 structures and induce over 0.5% tensile strain on the top Si membrane. The fabricated thin-film transistor (TFTs) with strained Si channels are transferred on plastics using a roll-based transfer technique, and they exhibit a mobility enhancement factor of 1.2–1.4 in comparison with an unstrained Si TFT.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Thin-Film Transistor Technologies · Nanowire Synthesis and Applications · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (40)
Show source-provided references
1. Yu, B., Chang, L., Ahmed, S., Wang, H., Bell, S., Yang, C.-Y., Tabery, C., Ho, C., Xiang, Q., King, T.-J., Bokor, J., Hu, C., Lin, M.-R. & Kyser, D. FinFET scaling to 10 nm gate length. Tech. Dig. Int. Electron Devices Meet. 251–254 (2002).
2. Ieong, M., Doris, B., Kedzierski, J., Rim, K. & Yang, M. Silicon device scaling to the sub-10-nm regime. Science 306, 2057–2060 (2004).10.1126/science.1100731 ↗
3. Green, M. L., Gusev, E. P., Degraeve, R. & Garfunkel, E. L. Ultrathin (SiO2 and Si-O-N gate dielectric layers for silicon microelectronics: understanding the processing, structure, and physical and electrical limits. J. Appl. Phys. 90, 2057–2121 (2001).10.1063/1.1385803 ↗
4. Robertson, J. High dielectric constant gate oxides for metal oxide Si transistors. Rep. Prog. Phys. 69, 327–396 (2006).10.1088/0034-4885/69/2/R02 ↗
5. Frank, D. J., Dennard, R. H., Nowak, E., Solomon, P. M., Taur, Y. & Wong, H.-S. P. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 259–288 (2001).10.1109/5.915374 ↗
6. Meindl, J. D., Chen, Q. & Davis, J. A. Limits on silicon nanoelectronics for terascale integration. Science 293, 2044–2049 (2001).10.1126/science.293.5537.2044 ↗
7. Ito, S. Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design. Tech. Dig. Int. Electron Devices Meet. 247–250 (2000).10.1109/IEDM.2000.904303 ↗
8. Nanver, L. K., Jovanović, V., Biasotto, C., Moers, J., Grützmacher, D., Zhang, J. J., Hrauda, N., Stoffel, M., Pezzoli, F., Schmidt, O. G., Miglio, L., Kosina, H., Marzegalli, A., Vastola, G., Mussler, G., Stangl, J., Bauer, G., van der Cingel, J. & Bonera, E. Integration of MOSFETs with SiGe dots as stressor material. Solid-State Electron. 60, 75–83 (2011).10.1016/j.sse.2011.01.038 ↗
9. Ang, K.-W., Lin, J., Tung, C.-H., Balasubramanian, N., Samudra, G. S. & Yeo, Y.-C. Strained n-MOSFET with embedded source/drain stressors and strain-transfer structure (STS) for enhanced transistor performance. IEEE Trans. Electron Devices. 55, 850–857 (2008).10.1109/TED.2007.915053 ↗
10. Chui, K.-J., Ang, K.-W., Madan, A., Wang, H., Tung, C.-H., Wong, L.-Y., Wang, Y., Choy, S.-F., Balasubramanian, N., Li, M. F., Samudra, G. & Yeo, Y.-C. Source/drain germanium condensation for P-channel strained ultra-thin body transistors. Tech. Dig. Int. Electron Devices Meet. 493–496 (2005).
11. Fischetti, M. V. & Laux, S. E. Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys. J. Appl. Phys. 80, 2234–2252 (1996).10.1063/1.363052 ↗
12. Lee, M. L., Fitzgerald, E. A., Bulsara, M. T., Currie, M. T. & Lochtefeld, A. Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors. J. Appl. Phys. 97, 011101 (2005).10.1063/1.1819976 ↗
13. Roberts, M. M., Klein, L. J., Savage, D. E., Slinker, K. A., Friesen, M., Celler, G., Eriksson, M. A. & Lagally, M. G. Elastically relaxed free-standing strained-silicon nanomembranes. Nature 5, 388–393 (2006).10.1038/nmat1606 ↗
14. Scott, S. A. & Lagally, M. G. Elastically strain-sharing nanomembranes: flexible and transferable strained silicon and silicon-germanium alloys. J. Phys. D Appl. Phys. 40, R75–R92 (2007).10.1088/0022-3727/40/4/R01 ↗
15. Yuan, H.-C., Ma, Z., Roberts, M. M., Savage, D. E. & Lagally, M. G. High-speed strained-single-crystal-silicon thin-film transistors on flexible polymers. J. Appl. Phys. 100, 013708 (2006).10.1063/1.2214301 ↗
16. Sun, L., Qin, G., Seo, J. H., Celler, G. K., Zhou, W. & Ma, Z. 12-GHz thin-film transistors on transferrable silicon nanomembranes for high-performance flexible electronics. Small 6, 2553–2557 (2010).10.1002/smll.201000522 ↗
17. Zhou, H., Seo, J. H., Paskiewicz, D. M., Zhu, Y., Celler, G. K., Voyles, P. M., Zhou, W., Lagally, M. G. & Ma, Z. Fast flexible electronics with strained silicon nanomembranes. Sci. Rep. 3, 129 (2013).
18. LeGoues, F. K. The effect of strain on the formation of dislocations at the SiGe/Si interface. MRS Bull 21, 38–44 (1996).10.1557/S0883769400035326 ↗
19. Gallas, B., Hartmann, J. M., Berbezier, I., Abdallah, M., Zhang, J., Harris, J. J. & Joyce, B. A. Influence of misfit and threading dislocations on the surface morphology of SiGe graded-layers. J. Cryst. Growth 201/202, 547–550 (1999).10.1016/S0022-0248(98)01415-8 ↗
20. Koester, S. J., Rim, K., Chu, J. O., Mooney, P. M. & Ott, J. A. Effect of thermal processing on strain relaxation and interdiffusion in Si/SiGe heterostructures studied using Raman spectroscopy. Appl. Phys. Lett. 79, 2148–2150 (2001).10.1063/1.1405151 ↗
21. Azuma, Y., Usami, N., Ujihara, T., Sazaki, G., Murakami, Y., Miyashita, S., Fujiwara, K. & Nakajima, K. Growth of SiGe bulk crystal with uniform composition by directly controlling the growth temperature at the crystal-melt interface using in situ monitoring system. J. Cryst. Growth 224, 204–211 (2001).10.1016/S0022-0248(01)00974-5 ↗
22. EerNisse, E. P. Stress in thermal SiO2 during growth. Appl. Phys. Lett. 35, 8–10 (1979).10.1063/1.90905 ↗
23. Stan, G., Krylyuk, S., Davydov, A. V. & Cook, R. F. Compressive stress effect on the radial elastic modulus of oxidized Si nanowires. Nano Lett. 10, 2031–2037 (2010).10.1021/nl100062n ↗
24. Moselund, K. E., Dobrosz, P., Olsen, S., Pott, V., De Michielis, L., Tsamados, D., Bouvet, D., O'Neill, A. & Ionescu, A. M. Bended gate-all-around nanowire MOSFET: a device with enhanced carrier mobility due to oxidation-induced tensile stress. Tech. Dig. Int. Electron Devices Meet. 191–194 (2007).10.1109/IEDM.2007.4418899 ↗
25. Hay, R. S. Developments in Strategic Materials and Computational Design III, (John Wiley & Sons, Inc., Hoboken, NJ, USA, 2012).
26. Seike, A., Tange, T., Sugiura, Y., Tsuchida, I., Ohta, H., Watanabe, T., Kosemura, D., Ogura, A. & Ohdomari, I. Strain-induced transconductance enhancement by pattern dependent oxidation in silicon nanowire field-effect transistors. Appl. Phys. Lett. 91, 202117 (2007).10.1063/1.2812577 ↗
27. Resnik, D., Aljančič, U., Vrtačnik, D., Možek, M. & Amon, S. Mechanical stress in thin film microstrures on silicon substrate. Vacuum 80, 236–240 (2005).10.1016/j.vacuum.2005.08.001 ↗
28. Moselund, K. E., Najmzadeh, M., Dobrosz, P., Olsen, S. H., Bouvet, D., De Michielis, L., Pott, V. & Ionescu, A. M. The high-mobility bended n-channel silicon nanowire transistor. IEEE Trans. Electron Device 57, 866–876 (2010).10.1109/TED.2010.2040939 ↗
29. Gunnars, J. & Wiklund, U. Determination of growth-induced strain and thermo-elastic properties of coatings by curvature measurements. Mater. Sci. Eng. 336, 7–21 (2002).10.1016/S0921-5093(01)01979-7 ↗
30. Wolf, I. D. Micro-Raman spectroscopy to study local mechanical stress in silicocn integrated circuits. Semicond. Sci. Technol. 11, 139–154 (1996).10.1088/0268-1242/11/2/001 ↗
31. Wong, L. H., Wong, C. C., Liu, J. P., Sohn, D. K., Chan, L., Hsia, L. C., Zang, H., Ni, Z. H. & Shen, Z. X. Determination of Raman phonon strain shift coefficient of strained silicon and strained SiGe. Jpn. J. Appl. Phys. 44, 7922–7924 (2005).10.1143/JJAP.44.7922 ↗
32. Rochat, G., Leterrier, Y., Fayet, P. & Månson, J.-A. E. Stress controlled gas-barrier oxide coatings on semi-crystalline polymers. Thin Solid Films 484, 94–99 (2005).10.1016/j.tsf.2005.02.020 ↗
33. Sun, Y., Thompson, S. E. & Nishida, T. Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors. J. Appl. Phys. 101, 104503 (2007).10.1063/1.2730561 ↗
34. Yu, D., Zhang, Y. & Liu, F. First-principles study of electronic properties of biaxially strained silicon: effects on charge carrier mobility. Phys. Rev. B 78, 245204 (2008).10.1103/PhysRevB.78.245204 ↗
35. Sharma, B. K., Jang, B., Lee, J. E., Bae, S.-H., Kim, T. W., Lee, H.-J., Kim, J.-H. & Ahn, J.-H. Load-controlled roll transfer of oxide transistors for stretchable electronics. Adv. Funct. Mater. 23, 2024–2032 (2013).10.1002/adfm.201202519 ↗
36. Kim, T.-i., Jung, Y. H., Chung, H.-J., Yu, K. J., Ahmed, N., Corcoran, C. J., Park, J. S., Jin, S. H. & Rogers, J. A. Deterministic assembly of releasable single crystal silicon-metal oxide field-effect devices formed from bulk wafers. Appl. Phys. Lett. 102, 182104 (2013).10.1063/1.4804139 ↗
37. Chung, H.-J., Kim, T.-i, Kim, H.-S., Wells, S. A., Jo, S., Ahmed, N., Jung, Y. H., Won, S. M., Bower, C. A. & Rogers, J. A. Fabrication of releasable single-crystal silicon-metal oxide field-effect devices and their deterministic assembly on foreign substrates. Adv. Funct. Mater. 21, 3029–3036 (2011).10.1002/adfm.201100124 ↗
38. Kubat, J., Rigdahl, M. & Selden, R. Internal stresses and activation volumes from the stress relaxation behavior of polyethylene at low deformations. J. Appl. Polym. Sci. 20, 2799–2809 (1976).10.1002/app.1976.070201014 ↗
39. Chen, F., Euaruksakul, C., Liu, Z., Himpsel, F. J., Liu, F. & Lagally, M. G. Conduction band structure and electron mobility in uniaxially strained Si via externally applied strain in nanomembranes. J. Phys. D Appl. Phys. 44, 325107 (2011).10.1088/0022-3727/44/32/325107 ↗
40. Yu, D., Zhang, Y. & Liu, F. First-principles study of electronic properties of biaxially strained silicon: Effects on charge carrier mobility. Phys. Rev. B 78, 245204 (2008).10.1103/PhysRevB.78.245204 ↗