Ultrafast non-volatile flash memory based on van der Waals heterostructures
Source abstract
Abstract
Flash memory has become a ubiquitous solid-state memory device widely used in portable digital devices, computers and enterprise applications. The development of the information age has demanded improvements in memory speed and retention performance. Here we demonstrate an ultrafast non-volatile flash memory based on MoS2/hBN/multilayer graphene van der Waals heterostructures, which achieves an ultrafast writing/erasing speed of 20 ns through two-triangle-barrier modified Fowler-Nordheim tunnelling. Using detailed theoretical analysis and experimental verification, we postulate that a suitable barrier height, gate coupling ratio and clean interface are the main reasons for the breakthrough writing/erasing speed of our flash memory devices. Because of its non-volatility this ultrafast flash memory could provide the foundation for the next generation of high-speed non-volatile memory.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: 2D Materials and Applications · Graphene research and applications · Thermal properties of materials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (41)
Show source-provided references
1. Kahng, D. & Sze, S. M. A floating gate and its application to memory devices. Bell Syst. Tech. J. 46, 1288–1295 (1967).10.1002/j.1538-7305.1967.tb01738.x ↗
2. International Technology Roadmap for Semiconductors 2.0 (ITRS); http://www.itrs2.net/
3. Kouchi, T. et al. 13.5A 128Gb 1b/Cell 96-word-line-layer 3D flash memory to improve random read latency with tPROG = 75 µs and tR = 4 µs. In 2020 IEEE International Solid-State Circuits Conference (ISSCC), 226–228 (IEEE, 2020).10.1109/ISSCC19947.2020.9063154 ↗
4. Mounet, N. et al. Two-dimensional materials from high-throughput computational exfoliation of experimentally known compounds. Nat. Nanotechnol. 13, 246–252 (2018).10.1038/s41565-017-0035-5 ↗
5. Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545–557 (2020).10.1038/s41565-020-0724-3 ↗
6. Wang, L. et al. One-dimensional electrical contact to a two-dimensional material. Science 342, 614–617 (2013).10.1126/science.1244358 ↗
7. Choi, M. S. et al. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices. Nat. Commun. 4, 1–7 (2013).
8. Ning, Z., Olmedo, M., Wang, G. & Liu, J. Graphene based nickel nanocrystal flash memory. Appl. Phys. Lett. 99, 223312 (2011).10.1063/1.3665632 ↗
9. Hou, X. et al. Operation mode switchable charge-trap memory based on few-layer MoS2. Semicond. Sci. Technol. 33, 034001 (2018).10.1088/1361-6641/aaa79e ↗
10. Chen, M. et al. Multibit data storage states formed in plasma-treated MoS2 transistors. ACS Nano 8, 4023–4032 (2014).10.1021/nn501181t ↗
11. Zhang, E. et al. Tunable charge-trap memory based on few-layer MoS2. ACS Nano 9, 612–619 (2015).10.1021/nn5059419 ↗
12. Mishra, A., Kalita, H., Waikar, M., Gour, A. & Aslam, M. Multilayer graphene as charge storage layer in floating gate flash memory. In 2012 4th IEEE International Memory Workshop, 1–4 (IEEE, 2012).10.1109/IMW.2012.6213626 ↗
13. Simone, B., Daria, K. & Andras, K. Nonvolatile memory cells based on MoS2/graphene heterostructures. ACS Nano 7, 3246–3252 (2013).10.1021/nn3059136 ↗
14. Li, D. et al. Two-dimensional non-volatile programmable p–n junctions. Nat. Nanotechnol. 12, 901–906 (2017).10.1038/nnano.2017.104 ↗
15. Zhang, P. et al. Floating-gate controlled programmable non-volatile black phosphorus PNP junction memory. Nanoscale 10, 3148–3152 (2018).10.1039/C7NR08515J ↗
16. Vu, Q. A. et al. Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio. Nat. Commun. 7, 1–8 (2016).10.1038/ncomms12725 ↗
17. Vu, Q. A. et al. A high-on/off-ratio floating-gate memristor array on a flexible substrate via CVD‐grown large-area 2D layer stacking. Adv. Mater. 29, 1703363 (2017).10.1002/adma.201703363 ↗
18. Liu, C. et al. Eliminating overerase behavior by designing energy band in high-speed charge-trap memory based on WSe2. Small 13, 1604128 (2017).10.1002/smll.201604128 ↗
19. Liu, C. et al. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications. Nat. Nanotechnol. 13, 404–410 (2018).10.1038/s41565-018-0102-6 ↗
20. Ding, Y. et al. A semi-floating memory with 535% enhancement of refresh time by local field modulation. Adv. Funct. Mater. 30, 1908089 (2020).10.1002/adfm.201908089 ↗
21. Liu, C. & Zhou, P. Memory devices based on van der Waals heterostructures. ACS Mater. Lett. 2, 1101–1105 (2020).10.1021/acsmaterialslett.0c00227 ↗
22. Desai, S. B. et al. MoS2 transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).10.1126/science.aah4698 ↗
23. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS2 transistors. Nat. Nanotechnol. 6, 147–150 (2011).10.1038/nnano.2010.279 ↗
24. Zhu, W., Perebeinos, V., Freitag, M. & Avouris, P. Carrier scattering, mobilities, and electrostatic potential in monolayer, bilayer, and trilayer graphene. Phys. Rev. B 80, 235402 (2009).10.1103/PhysRevB.80.235402 ↗
25. Hibino, H. et al. Dependence of electronic properties of epitaxial few-layer graphene on the number of layers investigated by photoelectron emission microscopy. Phys. Rev. B 79, 125437 (2009).10.1103/PhysRevB.79.125437 ↗
26. Wan, H. J. et al. Retention-failure mechanism of TaN/CuxO/Cu resistive memory with good data retention capability. J. Vac. Sci. Technol. B 27, 2468–2471 (2009).10.1116/1.3264690 ↗
27. De Salvo, B. & Ghibaudo, G. Experimental and theoretical investigation of nonvolatile memory data-retention. IEEE Trans. Electron Devices 46, 1518–1524 (1999).10.1109/16.772505 ↗
28. Lee, G.-H. et al. Electron tunneling through atomically flat and ultrathin hexagonal boron nitride. Appl. Phys. Lett. 99, 243114 (2011).10.1063/1.3662043 ↗
29. Fazio, A. Flash memory scaling. MRS Bull. 29, 814–817 (2004).10.1557/mrs2004.233 ↗
30. Tam, S., Ko, P.-K. & Hu, C. Lucky-electron model of channel hot-electron injection in MOSFET’s. IEEE Trans. Electron Devices 31, 1116–1125 (1984).10.1109/T-ED.1984.21698 ↗
31. Ryndyk, D. A. Theory of Quantum Transport at Nanoscale: An Introduction (Springer, 2016).10.1007/978-3-319-24088-6 ↗
32. Qiu, D., Lee, D. U., Lee, K. S., Pak, S. W. & Kim, E. K. Toward negligible charge loss in charge injection memories based on vertically integrated 2D heterostructures. Nano Res. 9, 2319–2326 (2016).10.1007/s12274-016-1118-6 ↗
33. Feng, Q., Yan, F., Luo, W. & Wang, K. Charge trap memory based on few-layer black phosphorus. Nanoscale 8, 2686–2692 (2016).10.1039/C5NR08065G ↗
34. Hong, A. J. et al. Graphene flash memory. ACS Nano 5, 7812–7817 (2011).10.1021/nn201809k ↗
35. Li, D. et al. Nonvolatile floating-gate memories based on stacked black phosphorus–boron nitride–MoS2 heterostructures. Adv. Funct. Mater. 25, 7360–7365 (2015).10.1002/adfm.201503645 ↗
36. Lee, Y. T. et al. Nonvolatile charge injection memory based on black phosphorous 2D nanosheets for charge trapping and active channel layers. Adv. Funct. Mater. 26, 5701–5707 (2016).10.1002/adfm.201602113 ↗
37. Li, D. et al. Floating-gate manipulated graphene–black phosphorus heterojunction for nonvolatile ambipolar Schottky junction memories, memory inverter circuits, and logic rectifiers. Nano Lett. 17, 6353–6359 (2017).10.1021/acs.nanolett.7b03140 ↗
38. Choi, S. J. et al. High speed flash memory and 1T-DRAM on dopant segregated Schottky barrier (DSSB) FinFET SONOS device for multi-functional SoC applications. In 2008 IEEE International Electron Devices Meeting, 1–4 (IEEE, 2008).10.1109/IEDM.2008.4796657 ↗
39. Wang, P. F. et al. A semi-floating gate transistor for low-voltage ultrafast memory and sensing operation. Science 341, 640–643 (2013).10.1126/science.1240961 ↗
40. Cassabois, G., Valvin, P. & Gil, B. Hexagonal boron nitride is an indirect bandgap semiconductor. Nat. Photonics 10, 262–266 (2016).10.1038/nphoton.2015.277 ↗
41. Pierucci, D. et al. Band alignment and minigaps in monolayer MoS2–graphene van der Waals heterostructures. Nano Lett. 16, 4054–4061 (2016).10.1021/acs.nanolett.6b00609 ↗