journal article·2021-01-22

Epitaxial GeSn/Ge Vertical Nanowires for p-Type Field-Effect Transistors with Enhanced Performance

Mingshan Liu, Dong Yang, Alexander Shkurmanov, Jin Hee Bae, Viktoria Schlykow, Jean-Michel Hartmann, Zoran Ikonic, Florian Baerwolf, Ioan Costina, Andreas Mai, Joachim Knoch, Detlev Grützmacher, Dan Buca, Qing-Tai Zhao

ACS Applied Nano Materials· Volume 4· Issue 1
Publisher page

Abstract

Harvesting the full potential of single-crystal semiconductor nanowires (NWs) for advanced nanoscale field-effect transistors (FETs) requires a smart combination of charge control architecture and functional semiconductors. In this article, high-performance vertical gate-all-around NW p-type FETs (p-FETs) are presented. The device concept is based on advanced Ge0.92Sn0.08/Ge group IV epitaxial heterostructures, employing quasi–one-dimensional semiconductor NWs fabricated with a top-down approach. The advantage of using a heterostructure is the possibility of electronic band engineering with band offsets tunable by changing the semiconductor stoichiometry and elastic strain. The use of a Ge0.92Sn0.08 layer as the source in GeSn/Ge NW p-FETs results in a small subthreshold slope of 72 mV/dec and a high ION/IOFF ratio of 3 × 106. A ∼32% drive current enhancement is obtained compared to the vertical Ge homojunction NW control devices. More interestingly, the drain-induced barrier lowering is much smaller with GeSn instead of Ge as the source. The general improvement of the transistor’s key figures of merits originates from the valence band offset at the Ge0.92Sn0.08/Ge heterojunction, as well as from a smaller NiGeSn/GeSn contact resistivity.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Photonic and Optical Devices · Nanowire Synthesis and Applications · Advancements in Semiconductor Devices and Circuit Design

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Institute of Semiconductor Nanoelectronics, Peter Grünberg Institute 9 (PGI 9) and JARA-Fundamentals of Future Information Technologies, Forschungszentrum Jülich, 52428 Jülich,Germany

Institute of Semiconductor Electronics, RWTH Aachen University, 52056 Aachen, Germany

University of Grenoble Alpes, F-38000 Grenoble, France

CEA, LETI, MINATEC Campus, F-38054 Grenoble, France

Pollard Institute, School of Electronic and Electrical Engineering, University of Leeds, Leeds LS2 9JT, U.K.

IHP-Leibniz-Institut für Innovative Mikroelektronik, Frankfurt (Oder) 15236, Germany

Funding

Bundesministerium f?r Bildung und Forschung

References (30)

Show source-provided references
1. 10.1038/nature1129310.1038/nature11293 ↗
2. 10.1038/nnano.2010.1510.1038/nnano.2010.15 ↗
3. 10.1038/s41565-017-0010-110.1038/s41565-017-0010-1 ↗
4. 10.1038/nature1067910.1038/nature10679 ↗
5. Jan, C.H.; Bhattacharya, U.; Brain, R.; Choi, S.J.; Curello, G.; Gupta, G.; Hafez, W.; Jang, M.; Kang, M.; Komeyli, K.; Leo, T.; Nidhi, N.; Pan, L.; Park, J.; Phoa, K.; Rahman, A.; Staus, C.; Tashiro, H.; Tsai, C.; Vandervoorn, P.; Yang, L.; Yeh, J.Y.; Bai, P. A 22nm SoC Platform Technology Featuring 3-D Tri-gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications. Proceedings of IEEE International Electron Devices Meeting, 2012, Vol. 3, pp 1.1–3.1.4.10.1109/IEDM.2012.6478969 ↗
6. Dal, M. J. H.; Vellianitis, G.; Doornbos, G.; Duriez, B.; Holland, M. C.; Vasen, T.; Afzaliaan, A.; Chen, E.; Su, S. K.; Chen, T. K.; Shen, T. M.; Wu, Z. Q.; Diaz, C. H. Ge CMOS Gate Stack and Contact Development for Vertically Stacked Lateral Nanowire FETs. Proceedings of IEEE International Electron Devices Meeting, 2018; pp 492–495.
7. 10.1109/ted.2015.241492410.1109/ted.2015.2414924 ↗
8. 10.1038/nature1067810.1038/nature10678 ↗
9. Rachmady, W.; Agrawal, A.; Sung, S. H.; Dewey, G.; Chouksey, S.; Chu-Kung, B.; Elbaz, G.; Fischer, P.; Huang, C. Y.; Jun, K.; Krist, B.; Metz, M.; Michaelos, T.; Mueller, B.; Oni, A. A.; Paul, R.; Phan, A.; Sears, P.; Talukdar, T.; Torres, T.; Turkot, R.; Wong, L.; Yoo, H. J.; Kavalieros, J. 300 mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications. Proceedings of IEEE International Electron Devices Meeting, 2019; pp 697–700.10.1109/IEDM19573.2019.8993626 ↗
10. 10.1109/led.2020.297103410.1109/led.2020.2971034 ↗
11. Liu, M.; Scholz, S.; Merterns, K.; Bae, J.; Hartmann, J.M.; Knoch, J.; Buca, D.; Zhao, Q. T. First Demonstration of Vertical Ge0.92Sn0.08/Ge and Ge GAA Nanowire pMOSFETs with Low SS of 66 mV/dec and Small DIBL of 35 mV/V. Proceedings of IEEE International Electron Devices Meeting, 2019; pp 693–696.10.1109/IEDM19573.2019.8993571 ↗
12. 10.1109/ted.2020.299618310.1109/ted.2020.2996183 ↗
13. 10.1109/led.2015.247891610.1109/led.2015.2478916 ↗
14. 10.1088/1361-6641/aa8b2f10.1088/1361-6641/aa8b2f ↗
15. Kilpi, O.P.; Svensson, J.; Wernersson, L.E. Sub-100 nm Gate-Length Scaling of Vertical InAs/InGaAs Nanowire MOSFETs on Si. Proceedings of IEEE International Electron Devices Meeting, 2017; pp 417–420.10.1109/IEDM.2017.8268408 ↗
16. 10.1038/s41566-020-0601-510.1038/s41566-020-0601-5 ↗
17. 10.1038/nphoton.2014.32110.1038/nphoton.2014.321 ↗
18. 10.1002/smll.20160332110.1002/smll.201603321 ↗
19. 10.1016/j.jcrysgro.2017.10.03010.1016/j.jcrysgro.2017.10.030 ↗
20. 10.1149/08607.0349ecst10.1149/08607.0349ecst ↗
21. 10.1038/s41598-018-33820-110.1038/s41598-018-33820-1 ↗
22. 10.1063/1.190310610.1063/1.1903106 ↗
23. 10.1063/1.307729310.1063/1.3077293 ↗
24. 10.1063/1.503672810.1063/1.5036728 ↗
25. 10.1021/acsaelm.8b0007110.1021/acsaelm.8b00071 ↗
26. 10.1038/nnano.2008.40010.1038/nnano.2008.400 ↗
27. 10.1109/ted.2016.261046110.1109/ted.2016.2610461 ↗
28. 10.1063/1.498411710.1063/1.4984117 ↗
29. 10.1063/1.156329810.1063/1.1563298 ↗
30. 10.1109/ted.2008.200801110.1109/ted.2008.2008011 ↗