Show source-provided references
5. Jan, C.H.; Bhattacharya, U.; Brain, R.; Choi, S.J.; Curello, G.; Gupta, G.; Hafez, W.; Jang, M.; Kang, M.; Komeyli, K.; Leo, T.; Nidhi, N.; Pan, L.; Park, J.; Phoa, K.; Rahman, A.; Staus, C.; Tashiro, H.; Tsai, C.; Vandervoorn, P.; Yang, L.; Yeh, J.Y.; Bai, P. A 22nm SoC Platform Technology Featuring 3-D Tri-gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications. Proceedings of IEEE International Electron Devices Meeting, 2012, Vol. 3, pp 1.1–3.1.4.
10.1109/IEDM.2012.6478969 ↗6. Dal, M. J. H.; Vellianitis, G.; Doornbos, G.; Duriez, B.; Holland, M. C.; Vasen, T.; Afzaliaan, A.; Chen, E.; Su, S. K.; Chen, T. K.; Shen, T. M.; Wu, Z. Q.; Diaz, C. H. Ge CMOS Gate Stack and Contact Development for Vertically Stacked Lateral Nanowire FETs. Proceedings of IEEE International Electron Devices Meeting, 2018; pp 492–495.
9. Rachmady, W.; Agrawal, A.; Sung, S. H.; Dewey, G.; Chouksey, S.; Chu-Kung, B.; Elbaz, G.; Fischer, P.; Huang, C. Y.; Jun, K.; Krist, B.; Metz, M.; Michaelos, T.; Mueller, B.; Oni, A. A.; Paul, R.; Phan, A.; Sears, P.; Talukdar, T.; Torres, T.; Turkot, R.; Wong, L.; Yoo, H. J.; Kavalieros, J. 300 mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications. Proceedings of IEEE International Electron Devices Meeting, 2019; pp 697–700.
10.1109/IEDM19573.2019.8993626 ↗11. Liu, M.; Scholz, S.; Merterns, K.; Bae, J.; Hartmann, J.M.; Knoch, J.; Buca, D.; Zhao, Q. T. First Demonstration of Vertical Ge0.92Sn0.08/Ge and Ge GAA Nanowire pMOSFETs with Low SS of 66 mV/dec and Small DIBL of 35 mV/V. Proceedings of IEEE International Electron Devices Meeting, 2019; pp 693–696.
10.1109/IEDM19573.2019.8993571 ↗15. Kilpi, O.P.; Svensson, J.; Wernersson, L.E. Sub-100 nm Gate-Length Scaling of Vertical InAs/InGaAs Nanowire MOSFETs on Si. Proceedings of IEEE International Electron Devices Meeting, 2017; pp 417–420.
10.1109/IEDM.2017.8268408 ↗