Low-cost and nanoscale non-volatile memory concept for future silicon chips
Source abstract
Abstract
Non-volatile 'flash' memories are key components of integrated circuits because they retain their data when power is interrupted. Despite their great commercial success, the semiconductor industry is searching for alternative non-volatile memories with improved performance and better opportunities for scaling down the size of memory cells. Here we demonstrate the feasibility of a new semiconductor memory concept. The individual memory cell is based on a narrow line of phase-change material. By sending low-power current pulses through the line, the phase-change material can be programmed reversibly between two distinguishable resistive states on a timescale of nanoseconds. Reducing the dimensions of the phase-change line to the nanometre scale improves the performance in terms of speed and power consumption. These advantages are achieved by the use of a doped-SbTe phase-change material. The simplicity of the concept promises that integration into a logic complementary metal oxide semiconductor (CMOS) process flow might be possible with only a few additional lithographic steps.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Phase-change materials and chalcogenides · Advanced Memory and Neural Computing · Transition Metal Oxide Nanomaterials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (16)
Show source-provided references
1. Bez, R. et al. Introduction to Flash memory. Proc. IEEE 91, 489–502 (2003).10.1109/JPROC.2003.811702 ↗
2. Weiss, R. Flash memory takes over. Electron. Design 49, 56–64 (2001).
3. Flaherty, N. Not in a Flash. IEEE Rev. 49, 50–53 (2003).10.1049/ir:20031108 ↗
4. Tehrani, S. et al. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE (USA). 91, 703–714 (2003).10.1109/JPROC.2003.811804 ↗
5. Fox, G. R., Chu, F. & Davenport, T. Current and future ferroelectric non-volatile memory technology. J. Vac. Sci. Technol. B. 19, 1967–1971 (2001).10.1116/1.1406149 ↗
6. Daughton, J. M. & Pohm, A. V. Design of Curie point written magnetoresistance random access memory cells. J. Appl. Phys. 93, 7304–7306 (2003).10.1063/1.1557373 ↗
7. Gill, M., Lowrey, T. & Park, J. in 2002 IEEE Int. Solid-State Circuits Conf. Digest Technical Papers 1, 202–459 (IEEE, San Francisco, 2002).
8. Pirovano, A. et al. in IEEE Int. Electron Devices Meeting 2003, Washington DC 29.6.1–4 (2003).
9. Adler, D., Henisch, H. K. & Mott, N. The mechanism of threshold switching in amorphous alloys. Rev. Mod. Phys. 50, 209–220 (1978).10.1103/RevModPhys.50.209 ↗
10. Pellizzer, F. et al. in Proc. Symp. VLSI Technol. 15–17 June 2004 Honolulu (Hawaii) 18–19 (IEEE, New York, 2004).
11. Yamada, N. Erasable phase-change optical materials. Mater. Res. Soc. Bull. 21, 48–50 (1996).10.1557/S0883769400036368 ↗
12. Borg, H. J. et al. Phase-change media for high-numerical-aperture and blue-wavelength recording. Jpn J. Appl. Phys. I 40, 1592–1597 (2001).10.1143/JJAP.40.1592 ↗
13. Lankhorst, M. H. R. et al. Prospects of doped Sb–Te phase-change materials for high-speed recording. Jpn J. Appl. Phys. I 42, 863–868 (2003).10.1143/JJAP.42.863 ↗
14. Meinders, E. R. & Lankhorst, M. H. R. Determination of the crystallisation kinetics of fast-growth phase-change materials for mark-formation prediction. Jpn J. Appl. Phys. I 42, 809–812 (2003).10.1143/JJAP.42.809 ↗
15. van Steenwinckel, D., Kwinten, H., Locorotondo, S. & Beckx, S. Overbake: sub-40 nm gate patterning with ArF lithography and binary masks. Proc. SPIE Int. Soc. Opt. Eng. 5376, 215–225 (2004).
16. Martens, H. C. F., Vlutters, R. & Prangsma, J. C. Thickness dependent crystallization speed in thin phase change layers for optical recording. J. Appl. Phys. 95, 3977–3983 (2004).10.1063/1.1667606 ↗