journal article·2026-01-30

Efficient total ionizing dose-aware standard cell characterization methodology for path-level timing performance in nanoscale digital circuit applications

Lomash Chandra Acharya, Khoirom Johnson Singh, Neha Gupta, Mahipal Dargupally, Neeraj Mishra, Arvind Kumar Sharma, Abhishek Acharya, Venkatraman Ramakrishnan, Ajoy Mandal, Sudeb Dasgupta, Anand Bulusu

Nanotechnology· Volume 37· Issue 4
Publisher page

Abstract

Abstract As CMOS technology scales into the nanoscale regime, ensuring the reliability of digital circuits in radiation-rich environments has become a critical challenge. Standard cell libraries, which are foundational to digital design, are typically characterized using extensive SPICE simulations to capture gate delays as functions of input transition time and load capacitance. However, these libraries do not account for total ionizing dose (TID) effects, which are caused by prolonged exposure to ionizing radiation and introduce oxide-trapped charges and interface states that degrade key transistor parameters, such as threshold voltage and leakage current. This results in significant timing inaccuracies, compromising digital timing closure in mission-critical applications such as aerospace and nuclear electronics. In this work, we propose an efficient, TID-aware standard cell characterization methodology for nanoscale CMOS technologies that generates cell characterization data in standard Liberty format, enabling accurate prediction of timing closure under TID influence without incurring any SPICE simulation overhead. Our approach leverages well-calibrated 32 nm Synopsys © Sentaurus TCAD simulations and variation-aware analytical timing models to capture TID-induced degradation. These effects are incorporated into cell netlists through adjustments to the BSIM parameters to generate both pre- and post-radiation standard cell libraries. Validated using a set of reference designs, including ISCAS benchmark circuits, the proposed methodology achieves accurate path-level timing predictions under radiation while reducing SPICE simulation effort by approximately 81.25%. By bridging device-level radiation effects with cell-level timing abstraction, this scalable framework offers a practical solution for robust and radiation-resilient digital integrated circuit design in harsh environments.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Radiation Effects in Electronics · Semiconductor materials and devices · Low-power high-performance VLSI design

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (24)

Show source-provided references
1. Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, April 19, 1965, pp.114 ff10.1109/N-SSC.2006.4785860 ↗
2. Design of ion-implanted MOSFET’s with very small physical dimensions10.1109/JSSC.1974.1050511 ↗
3. The high-k solution10.1109/MSPEC.2007.4337663 ↗
4. Considerations for ultimate CMOS scaling10.1109/TED.2012.2193129 ↗
5. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance10.1109/MCD.2005.1388765 ↗
6. Total-ionizing-dose effects in modern CMOS technologies10.1109/TNS.2006.885952 ↗
7. Total ionizing dose effects in MOS oxides and devices10.1109/TNS.2003.812927 ↗
8. Mosfet and MOS capacitor responses to ionizing radiation10.1109/TNS.1984.4333530 ↗
9. Compact modeling of total ionizing dose and aging effects in MOS technologies10.1109/TNS.2015.2414426 ↗
10. Simulation of total ionising dose in MOS capacitors10.1109/SCED.2011.5744251 ↗
11. Radiation effects in MOS oxides10.1109/TNS.2008.2001040 ↗
12. Total ionizing dose effects in MOS and low-dose-rate-sensitive linear-bipolar devices10.1109/TNS.2013.2259260 ↗
13. Efficient ECSM characterization considering voltage, temperature, and mechanical stress variability10.1109/TCSI.2014.2336511 ↗
14. Variation aware timing model of CMOS inverter for an efficient ECSM characterization10.1109/ISQED51717.2021.9424341 ↗
15. Analysis of total ionizing dose effects for highly scaled CMOS devices in low earth orbit10.1016/j.nimb.2018.05.014 ↗
16. TID response of IBM gate-all-around stacked nanosheet transistors10.1109/TNS.2025.3545411 ↗
17. Charge trapping in irradiated 3D devices and ICs (invited)10.1109/IRPS48228.2024.10529460 ↗
18. Effects of TID on SRAM data retention stability at the 5-nm node10.1109/TNS.2023.3346178 ↗
19. Effect of frequency on total ionizing dose response of ring oscillator circuits at the 7-nm bulk FinFET node10.1109/TNS.2022.3144911 ↗
20. Extracting total ionizing dose threshold voltage shifts from ring oscillator circuit response10.1109/TDMR.2023.3244102 ↗
21. High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors10.1109/IEDM.2009.5424253 ↗
22. User’s manual for sentaurus device, synopsys, mountain view, CA, USA
23. Effects of total dose irradiation on the gate-voltage dependence of the 1/f noise of nMOS and pMOS transistors10.1109/TED.2009.2036297 ↗
24. Total ionizing dose effects on I–V and noise characteristics of MOS transistors in a 0.18 μm CMOS Image Sensor process10.1109/RADECS.2013.6937391 ↗