journal article·2024-12-27

Atomic-Layer-Deposited Al2O3 Layer Inserted in SiO2/HfO2 Gate-Stack-Induced Positive Flat-Band Shift with Dual Interface Dipoles for Advanced Logic Device

Yu-Dong Lv, Lei Shen, Yu-Chun Li, Cai-Yu Shi, Zi-Ying Huang, Xing Yu, Xiao-Na Zhu, Hong-Liang Lu, Shaofeng Yu, David Wei Zhang

ACS Applied Nano Materials· Volume 7· Issue 24
Publisher page

Abstract

Al 2 O 3 has been widely studied as an interface dipole inducer, but a deeper understanding of the physical mechanisms behind is still needed. In our work, using optimized in situ thermal atomic layer deposition (ALD), metal-oxide semiconductor (MOS) capacitors with different Al 2 O 3 thicknesses were prepared. Through X-ray photoelectron spectroscopy (XPS) analysis, interface band alignments can be extracted before and after the Al 2 O 3 dipole layer (DL) was inserted. The shift of valence band offset (ΔVBO) is determined to be 0.41 and 0.48 eV with 10- and 30-cycle Al 2 O 3 DL, respectively. More detailed XPS results indicate that the dipole formed at SiO 2 /Al 2 O 3 plays a dominating role benefiting the desired positive flat-band voltage ( V FB ) shift, while conversely, the dipole at Al 2 O 3 /HfO 2 has an opposite effect minorly. Tested capacitance–voltage ( C–V ) curves show that a 0.86 nm (10 cycles) Al 2 O 3 DL can induce a 330 mV positive V FB shift which increases and eventually saturates with increasing Al 2 O 3 DL thickness. Using the parallel conductance method, the interface trap density ( D it ) of each device was all calculated within 3.5 × 10 11 eV –1 cm –2 with a small hysteresis window. This work achieves a low D it and a large stable positive V FB shift through in situ ALD Al 2 O 3 dipole first process. The VBO characterization of DL interfaces reveals a clear physical mechanism to deeply understand the V FB shift in interface dipole engineering (IDE).
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

State Key Laboratory of ASIC and System, School of Microelectronics

Fudan University

Jiashan Fudan Institute

National Integrated Circuit Innovation Center

Funding

National Key Research and Development Program of China · National Natural Science Foundation of China

References (37)

Show source-provided references
1. Arimura, H.; Ragnarsson, L. A.; Oniki, Y.; Franco, J.; Vandooren, A.; Brus, S.; Leonhardt, A.; Sippola, P.; Ivanova, T.; Verni, G. A.; Chang, R. J.; Xie, Q.; Givens, M.; Mitard, J.; Biesemans, S.; Litta, E. D.; Horiguchi, N. In Dipole-First Gate Stack as a Scalable and Thermal Budget Flexible Multi-Vt Solution for Nanosheet/CFET Devices, 2021 IEEE International Electron Devices Meeting (IEDM); IEEE, 2021.10.1109/IEDM19574.2021.9720527 ↗
2. 10.1109/TED.2021.313649310.1109/TED.2021.3136493 ↗
3. 10.1109/LED.2009.201658510.1109/LED.2009.2016585 ↗
4. 10.4028/www.scientific.net/SSP.314.11910.4028/www.scientific.net/SSP.314.119 ↗
5. 10.1016/j.apsusc.2022.15529510.1016/j.apsusc.2022.155295 ↗
6. 10.1063/1.311096810.1063/1.3110968 ↗
7. 10.1063/1.315983010.1063/1.3159830 ↗
8. 10.1063/1.358365510.1063/1.3583655 ↗
9. 10.1063/1.347577410.1063/1.3475774 ↗
10. 10.1109/LED.2008.200099710.1109/LED.2008.2000997 ↗
11. 10.7567/JJAP.55.04EB0310.7567/JJAP.55.04EB03 ↗
12. 10.1063/1.349129210.1063/1.3491292 ↗
13. 10.3390/mi1006036110.3390/mi10060361 ↗
14. 10.1109/JEDS.2019.293260310.1109/JEDS.2019.2932603 ↗
15. 10.1109/TED.2023.324643510.1109/TED.2023.3246435 ↗
16. 10.3390/app911238810.3390/app9112388 ↗
17. 10.1109/LED.2017.265164410.1109/LED.2017.2651644 ↗
18. 10.1109/LED.2021.312594510.1109/LED.2021.3125945 ↗
19. 10.35848/1347-4065/ac44cd10.35848/1347-4065/ac44cd ↗
20. 10.1063/1.337391410.1063/1.3373914 ↗
21. 10.1557/s43578-020-00052-x10.1557/s43578-020-00052-x ↗
22. 10.1016/j.apsusc.2024.16150410.1016/j.apsusc.2024.161504 ↗
23. 10.1109/TED.2022.315297610.1109/TED.2022.3152976 ↗
24. 10.1016/j.mattod.2014.04.02610.1016/j.mattod.2014.04.026 ↗
25. 10.1021/acs.chemmater.8b0345410.1021/acs.chemmater.8b03454 ↗
26. 10.1021/acs.jpcc.1c0373010.1021/acs.jpcc.1c03730 ↗
27. 10.1063/1.497822310.1063/1.4978223 ↗
28. 10.1002/j.1538-7305.1967.tb01727.x10.1002/j.1538-7305.1967.tb01727.x ↗
29. Wu, J.; Leonard, F. R.; Rosenbaum, E. In Trap-Assisted Tunneling Current Through Ultra-Thin Oxide,1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual; IEEE, 1999; pp 389–395.10.1109/RELPHY.1999.761644 ↗
30. 10.1088/1361-6528/acc40810.1088/1361-6528/acc408 ↗
31. 10.1063/1.290465010.1063/1.2904650 ↗
32. 10.1103/PhysRevMaterials.6.09460410.1103/PhysRevMaterials.6.094604 ↗
33. 10.1109/TED.2003.82138410.1109/TED.2003.821384 ↗
34. 10.1016/j.mssp.2021.10630810.1016/j.mssp.2021.106308 ↗
35. Yun, Q.; Lin, M.; An, X.; Li, M.; Li, Z.; Li, M.; Zhang, X.; Huang, R. In Investigation of Different Interface Passivation on Germanium: RTO-GeO2 and Nitrogen-Plasma-Passivation, IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT); IEEE, 2012; pp 61–63.10.1109/ICSICT.2012.6467938 ↗
36. Schroder, D. K. Semiconductor Material and Device Characterization; Wiley: New York, 2005; pp 319–387.10.1002/0471749095 ↗
37. 10.1051/epjap:200420610.1051/epjap:2004206 ↗