Ultrafast Operation of 2D Heterostructured Nonvolatile Memory Devices Provided by the Strong Short-Time Dielectric Breakdown Strength ofh-BN
Source abstract
Abstract
Recently, the ultrafast operation (∼20 ns) of a two-dimensional (2D) heterostructured nonvolatile memory (NVM) device was demonstrated, attracting considerable attention. However, there is no consensus on its physical origin. In this study, various 2D NVM device structures are compared. First, we reveal that the hole injection at the metal/MoS2 interface is the speed-limiting path in the NVM device with the access region. Therefore, MoS2 NVM devices with a direct tunneling path between source/drain electrodes and the floating gate are fabricated by removing the access region. Indeed, a 50 ns program/erase operation is successfully achieved for devices with metal source/drain electrodes as well as graphite source/drain electrodes. This controlled experiment proves that an atomically sharp interface is not necessary for ultrafast operation, which is contrary to the previous literature. Finally, the dielectric breakdown strength (EBD) of h-BN under short voltage pulses is examined. Since a high dielectric breakdown strength allows a large tunneling current, ultrafast operations can be achieved. Surprisingly, an EBD = 26.1 MV/cm for h-BN is realized under short voltage pulses, largely exceeding the EBD = ∼12 MV/cm from the direct current (DC) measurement. This suggests that the high EBD of h-BN can be the physical origin of the ultrafast operation.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: 2D Materials and Applications · Semiconductor materials and devices · Advanced Memory and Neural Computing
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Materials Engineering, The University of Tokyo, Tokyo 113-8656, Japan
Department of Chemistry, Saitama University, Saitama 338-8570, Japan
Funding
Ministry of Education, Culture, Sports, Science and Technology · Core Research for Evolutional Science and Technology · Japan Society for the Promotion of Science · Mitsubishi Foundation · NEXCO Group Companies? Support Fund to Disaster Prevention Measures on Expressways · Canon Foundation · Kioxia Cooperation
References (63)
Show source-provided references
1. 10.1002/adma.20180666310.1002/adma.201806663 ↗
2. Fujita, S.; Noguchi, H.; Ikegami, K.; Takeda, S.; Nomura, K.; Abe, K. InTechnology Trends and Near-Future Applications of Embedded STT-MRAM, 2015 IEEE International Memory Workshop (IMW); IEEE, 2015; pp 1–5.10.1109/IMW.2015.7150308 ↗
3. Masuoka, F.; Asano, M.; Iwahashi, H.; Komuro, T.; Tanaka, S. InA New Flash E2PROM Cell Using Triple Polysilicon Technology, 1984 International Electron Devices Meeting; IEEE, 1984; pp 464–467.10.1109/IEDM.1984.190752 ↗
4. Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; Katsumata, R.; Kito, M.; Fukuzumi, Y.; Sato, M.; Nagata, Y.; Matsuoka, Y.; Iwata, Y.; Aochi, H.; Nitayama, A. InBit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory, IEEE, 2007; pp 14–15.10.1109/VLSIT.2007.4339708 ↗
5. Fukuzumi, Y.; Katsumata, R.; Kito, M.; Kido, M.; Sato, M.; Tanaka, H.; Nagata, Y.; Matsuoka, Y.; Iwata, Y.; Aochi, H.; Nitayama, A. InOptimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory, 2007 IEEE International Electron Devices Meeting; IEEE, 2007; pp 449–452.10.1109/IEDM.2007.4418970 ↗
6. Aritome, S. InNAND Flash Memory Revolution, 2016 IEEE 8th International Memory Workshop (IMW); IEEE, 2016; pp 1–4.10.1109/IMW.2016.7495285 ↗
7. Aritome S. · 2016
8. Hosomi, M.; Yamagishi, H.; Yamamoto, T.; Bessho, K.; Higo, Y.; Yamane, K.; Yamada, H.; Shoji, M.; Hachino, H.; Fukumoto, C.; Nagao, H.; Kano, H. InA Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-Ram, IEEE International Electron Devices Meeting, IEDM Technical Digest; IEEE, 2005; pp 459–462.10.1109/IEDM.2005.1609379 ↗
9. Huai Y. · AAPPS Bull · 2008 · 18 · 33
10. 10.1147/rd.524.046510.1147/rd.524.0465 ↗
11. 10.1557/mrs2004.23510.1557/mrs2004.235 ↗
12. 10.1186/s11671-020-03299-910.1186/s11671-020-03299-9 ↗
13. 10.1063/1.364021010.1063/1.3640210 ↗
14. 10.1021/nn201809k10.1021/nn201809k ↗
15. 10.1021/acsnano.6b0629310.1021/acsnano.6b06293 ↗
16. 10.1002/smll.20140187210.1002/smll.201401872 ↗
17. 10.1088/1361-6641/aaa79e10.1088/1361-6641/aaa79e ↗
18. 10.1002/smll.20180031910.1002/smll.201800319 ↗
19. 10.1021/nn305913610.1021/nn3059136 ↗
20. 10.1038/ncomms265210.1038/ncomms2652 ↗
21. 10.1007/s12274-016-1118-610.1007/s12274-016-1118-6 ↗
22. 10.1038/ncomms1272510.1038/ncomms12725 ↗
23. 10.1002/adfm.20150364510.1002/adfm.201503645 ↗
24. 10.1039/C9MH01923E10.1039/C9MH01923E ↗
25. 10.1021/acsami.8b1020310.1021/acsami.8b10203 ↗
26. 10.1038/s41467-019-11187-910.1038/s41467-019-11187-9 ↗
27. 10.1002/advs.20190107210.1002/advs.201901072 ↗
28. 10.1021/acsami.9b2174710.1021/acsami.9b21747 ↗
29. 10.1038/s41565-018-0102-610.1038/s41565-018-0102-6 ↗
30. 10.1002/adfm.20210257110.1002/adfm.202102571 ↗
31. 10.1038/s41565-021-00904-510.1038/s41565-021-00904-5 ↗
32. 10.1038/s41565-021-00921-410.1038/s41565-021-00921-4 ↗
33. 10.1021/acsnano.0c1000510.1021/acsnano.0c10005 ↗
34. 10.1021/nl303583v10.1021/nl303583v ↗
35. 10.1021/acsnano.6b0715910.1021/acsnano.6b07159 ↗
36. 10.1038/s41563-019-0366-810.1038/s41563-019-0366-8 ↗
37. 10.1088/2053-1583/2/4/04100210.1088/2053-1583/2/4/041002 ↗
38. 10.7567/1882-0786/ab176b10.7567/1882-0786/ab176b ↗
39. 10.1109/TED.2006.88228410.1109/TED.2006.882284 ↗
40. 10.1016/0038-1101(67)90169-410.1016/0038-1101(67)90169-4 ↗
41. 10.1021/nl202103a10.1021/nl202103a ↗
42. 10.1002/smll.20200490710.1002/smll.202004907 ↗
43. Aritome, S.; Satoh, S.; Maruyama, T.; Watanabe, H.; Shuto, S.; Hemink, G. J.; Shirota, R.; Watanabe, S.; Masuoka, F. InA 0.67 Mm2Self-Aligned Shallow Trench Isolation Cell (SA-STI Cell) for 3 V-Only 256 Mbit NAND EEPROMs, Proceedings of 1994 IEEE International Electron Devices Meeting; IEEE, 1994; pp 61–64.10.1109/IEDM.1994.383466 ↗
44. 10.7567/JJAP.53.04ED1610.7567/JJAP.53.04ED16 ↗
45. Whang, S.; Lee, K.; Shin, D.; Kim, B.; Kim, M.; Bin, J.; Han, J.; Kim, S.; Lee, B.; Jung, Y.; Cho, S.; Shin, C.; Yoo, H.; Choi, S.; Hong, K.; Aritome, S.; Park, S.; Hong, S. InNovel 3-Dimensional Dual Control-Gate with Surrounding Floating-Gate (DC-SF) NAND Flash Cell for 1Tb File Storage Application, 2010 International Electron Devices Meeting; IEEE, 2010; pp 29.7.1–29.7.4.10.1109/IEDM.2010.5703447 ↗
46. Sze S. M. · 2007
47. 10.1103/PhysRevB.44.778710.1103/PhysRevB.44.7787 ↗
48. Fomenko V. S. · 196610.1007/978-1-4684-7293-6 ↗
49. 10.1038/nmat113410.1038/nmat1134 ↗
50. 10.1063/1.366204310.1063/1.3662043 ↗
51. 10.1016/0038-1101(94)00269-L10.1016/0038-1101(94)00269-L ↗
52. 10.1109/TED.2003.81514110.1109/TED.2003.815141 ↗
53. 10.1021/nn506645q10.1021/nn506645q ↗
54. 10.1021/acsami.6b0642510.1021/acsami.6b06425 ↗
55. Wu, J.; Juliano, P.; Rosenbaum, E. InBreakdown and Latent Damage of Ultra-Thin Gate Oxides under ESD Stress Conditions, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476); IEEE, 2000; pp 287–295.10.1109/EOSESD.2000.890088 ↗
56. 10.1109/TED.2004.83468310.1109/TED.2004.834683 ↗
57. 10.1016/j.microrel.2012.06.00710.1016/j.microrel.2012.06.007 ↗
58. 10.1021/acsami.7b1845410.1021/acsami.7b18454 ↗
59. 10.1063/1.37159010.1063/1.371590 ↗
60. 10.1021/acsaelm.1c0046910.1021/acsaelm.1c00469 ↗
61. 10.1088/1361-6463/ab4c1b10.1088/1361-6463/ab4c1b ↗
62. 10.1002/aelm.20190113110.1002/aelm.201901131 ↗
63. 10.7566/JPSJ.84.12101510.7566/JPSJ.84.121015 ↗