journal article·2026-02-25

Reconfigurable Floating Gate Memristors for High-Accuracy Neuromorphic Computing

Decheng Wang, Zihuan Jiao, Linjun Li

Publisher page

Abstract

The explosive growth of computational data poses significant challenges to conventional von Neumann architectures and network processing capabilities. Two-dimensional floating gate memristors, with their compact footprint, high storage density, prolonged data retention, and rapid programming speeds, are emerging as ideal candidates for neuromorphic computing systems that integrate memory and computation. However, achieving full hardware implementation of deep neural networks necessitates the emulation of nonlinear activation functions. Here, we present a reconfigurable floating gate memristor (FGM) based on a MoS 2 /hBN/graphene heterostructure. The device demonstrates exceptional performance, including no significant changes in conductive states over a 3600 s test period and 66 linearly tunable conductance states, alongside multilevel conductance tunability under optical pulses. Distinct from traditional research focused solely on synaptic weight updates, we demonstrate an innovative reconfigurable “dual-function hardware unit.” By strictly controlling back gate voltages below the threshold voltage ( V th ), we successfully emulate both rectified linear unit (ReLU) and leaky rectified linear unit (Leaky ReLU) behaviors in floating gate and half-floating gate devices, respectively. Integrated into LeNet and AlexNet architectures, the FGM-enabled systems achieve markedly higher inference accuracy compared to activation-free models in classification tasks on the FashionMNIST and 43-class traffic sign data sets. This device simultaneously functions as a tunable synaptic weight and a native nonlinear activation function, thereby opening up the possibility of fully hardware-implemented neuromorphic systems.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Neural Networks and Reservoir Computing · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

State Key Laboratory of Extreme Photonics and Instrumentation, College of Optical Science and Engineering

Zhejiang University

Funding

National Key Research and Development Program of China · National Natural Science Foundation of China · Natural Science Foundation of Zhejiang Province

References (48)

Show source-provided references
1. 10.1002/adfm.20241283210.1002/adfm.202412832 ↗
2. 10.1002/admt.20240158910.1002/admt.202401589 ↗
3. 10.1126/science.125464210.1126/science.1254642 ↗
4. 10.1038/s41928-020-0435-710.1038/s41928-020-0435-7 ↗
5. 10.1002/adfm.20231636010.1002/adfm.202316360 ↗
6. 10.1038/s41928-018-0092-210.1038/s41928-018-0092-2 ↗
7. 10.1038/s41586-019-1677-210.1038/s41586-019-1677-2 ↗
8. 10.1038/s41578-019-0159-310.1038/s41578-019-0159-3 ↗
9. 10.1126/science.275.5300.64910.1126/science.275.5300.649 ↗
10. 10.1038/s41563-023-01704-z10.1038/s41563-023-01704-z ↗
11. 10.1002/adma.20231165210.1002/adma.202311652 ↗
12. 10.1038/s41565-021-00921-410.1038/s41565-021-00921-4 ↗
13. Kim, S. Y.; Kim, C. H.; Kim, S. W. Applying Piecewise Linear Approximation for DNN Non-Linear Activation Functions to Bfloat16 MACs. In 2021 International Conference on Electronics, Information, and Communication (ICEIC) ; IEEE, 2021; pp 1–4.10.1109/ICEIC51217.2021.9369759 ↗
14. Glorot, X.; Bordes, A.; Bengio, Y. Deep Sparse Rectifier Neural Networks. In Proceedings of the 14th International Conference on Artificial Intelligence and Statistics , 2011.
15. Amin, M. H.; Elbtity, M.; Mohammadi, M.; Zand, R. MRAM-Based Analog Sigmoid Function for In-Memory Computing. In Proceedings of the Great Lakes Symposium on VLSI 2022 ; ACM, 2022; pp 319–323.10.1145/3526241.3530376 ↗
16. Tsmots, I.; Skorokhoda, O.; Rabyk, V. Hardware Implementation of Sigmoid Activation Functions Using FPGA. In 2019 IEEE 15th International Conference on the Experience of Designing and Application of CAD Systems (CADSM) ; IEEE, 2019; pp 34–38.10.1109/CADSM.2019.8779253 ↗
17. 10.1038/s41565-021-00874-810.1038/s41565-021-00874-8 ↗
18. He, K.; Zhang, X.; Ren, S.; Sun, J. Deep Residual Learning for Image Recognition. In 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) ; IEEE, 2016; pp 770–778.10.1109/CVPR.2016.90 ↗
19. Yang, T. J.; Sze, V. Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators. In 2019 IEEE International Electron Devices Meeting (IEDM) ; IEEE, 2019; pp 1–4.10.1109/IEDM19573.2019.8993662 ↗
20. 10.1038/s41467-024-50353-610.1038/s41467-024-50353-6 ↗
21. 10.1063/5.006735210.1063/5.0067352 ↗
22. 10.1038/s41586-018-0180-510.1038/s41586-018-0180-5 ↗
23. 10.1063/1.514381510.1063/1.5143815 ↗
24. 10.1038/s41467-022-30305-810.1038/s41467-022-30305-8 ↗
25. 10.1109/ACCESS.2024.342456810.1109/ACCESS.2024.3424568 ↗
26. 10.1002/advs.20230185110.1002/advs.202301851 ↗
27. 10.1109/LED.2023.327845410.1109/LED.2023.3278454 ↗
28. 10.1002/adfm.20201108310.1002/adfm.202011083 ↗
29. 10.1039/D0NR07403A10.1039/D0NR07403A ↗
30. 10.1038/s41565-020-0647-z10.1038/s41565-020-0647-z ↗
31. 10.1038/s41467-024-55508-z10.1038/s41467-024-55508-z ↗
32. 10.1002/adfm.20221413910.1002/adfm.202214139 ↗
33. 10.1002/adfm.20230288510.1002/adfm.202302885 ↗
34. 10.1038/s41565-021-01003-110.1038/s41565-021-01003-1 ↗
35. 10.1038/s41928-020-00501-910.1038/s41928-020-00501-9 ↗
36. 10.1002/adfm.20180008010.1002/adfm.201800080 ↗
37. 10.1021/acsami.9b0549110.1021/acsami.9b05491 ↗
38. 10.1021/acs.nanolett.6b0060910.1021/acs.nanolett.6b00609 ↗
39. 10.1038/ncomms1272510.1038/ncomms12725 ↗
40. 10.48550/ARXIV.1505.0085310.48550/ARXIV.1505.00853 ↗
41. 10.1109/5.72679110.1109/5.726791 ↗
42. 10.1145/306538610.1145/3065386 ↗
43. 10.3390/info1102012510.3390/info11020125 ↗
44. 10.1186/s40537-019-0197-010.1186/s40537-019-0197-0 ↗
45. 10.1002/adfm.20242326710.1002/adfm.202423267 ↗
46. 10.1109/TCSII.2024.336482210.1109/TCSII.2024.3364822 ↗
47. Baccelli, G.; Stathis, D.; Hemani, A.; Martina, M. NACU: A Non-Linear Arithmetic Unit for Neural Networks. In 2020 57th ACM/IEEE Design Automation Conference (DAC) ; IEEE, 2020.10.1109/DAC18072.2020.9218549 ↗
48. 10.1109/TIE.2023.331971110.1109/TIE.2023.3319711 ↗