Impact of the Atomic Layer-Deposited Ru Electrode Surface Morphology on Resistive Switching Properties of TaOx-Based Memory Structures
Source abstract
Abstract
Resistive switching (RS) device behavior is highly dependent on both insulator and electrode material properties. In particular, the bottom electrode (BE) surface morphology can strongly affect RS characteristics. In this work, Ru films with different thicknesses grown on a TiN layer by radical-enhanced atomic layer deposition (REALD) are used as an inert BE in TaOx-based RS structures. The REALD Ru surface roughness is found to increase by more than 1 order of magnitude with the increase in the reaction cycle number. Simultaneously, a wide range of RS parameters, such as switching voltage, resistance both in low and high resistance states, endurance, and so forth, monotonically change. A simplified model is proposed to explain the linkage between RS properties and roughness of the Ru surface. The field distribution was simulated based on the observed surface morphologies, and the resulting conducting filament formation was anticipated based on the local field enhancement. Conductive atomic force microscopy confirmed the theoretical expectations.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Moscow Institute of Physics and Technology, Institutskii Lane 9, Dolgoprudny 141700, Russian Federation
Molecular Electronics Research Institute, 12/1 Akademika Valieva Street, Zelenograd, Moscow 124460, Russian Federation
Department of Materials Science and Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul 08826, South Korea
Funding
National Research Foundation of Korea
References (45)
Show source-provided references
1. 10.1063/1.490579210.1063/1.4905792 ↗
2. 10.1063/1.495271810.1063/1.4952718 ↗
3. 10.1063/1.503411810.1063/1.5034118 ↗
4. 10.1109/ted.2018.284987210.1109/ted.2018.2849872 ↗
5. 10.4028/www.scientific.net/ast.99.6910.4028/www.scientific.net/ast.99.69 ↗
6. 10.1016/j.mee.2015.04.09110.1016/j.mee.2015.04.091 ↗
7. 10.3938/jkps.56.84610.3938/jkps.56.846 ↗
8. 10.1063/1.352452110.1063/1.3524521 ↗
9. 10.1038/nnano.2015.22110.1038/nnano.2015.221 ↗
10. 10.1186/1556-276x-8-41810.1186/1556-276x-8-418 ↗
11. 10.1063/1.493255410.1063/1.4932554 ↗
12. Schonhals, A.; Kindsmuller, A.; La Torre, C.; Zhang, H.; Hoffmann-Eifert, S.; Menzel, S.; Waser, R.; Wouters, D. J. Overcoming the RESET Limitation in Tantalum Oxide-Based ReRAM Using an Oxygen-Blocking Layer. 2017 IEEE International Memory Workshop (IMW); IEEE, 2017; pp 1–4.10.1109/IMW.2017.7939096 ↗
13. Havel, V.; Fleck, K.; Rosgen, B.; Rana, V.; Menzel, S.; Bottger, U.; Waser, R. Ultrafast Switching in Ta2O5-Based Resistive Memories. 2016 IEEE Silicon Nanoelectronics Workshop (SNW); IEEE, 2016; pp 82–83.
14. 10.1002/pssa.20190095210.1002/pssa.201900952 ↗
15. 10.1021/acs.nanolett.5b0295110.1021/acs.nanolett.5b02951 ↗
16. 10.1021/cm402221y10.1021/cm402221y ↗
17. 10.1002/cvde.20090678910.1002/cvde.200906789 ↗
18. Park, S.G.; Yang, M. K.; Ju, H.; Seong, D.J.; Lee, J. M.; Kim, E.; Jung, S.; Zhang, L.; Shin, Y. C.; Baek, I.G.; Choi, J.; Kang, H.K.; Chung, C. A Non-Linear ReRAM Cell with Sub-1μA Ultralow Operating Current for High Density Vertical Resistive Memory (VRRAM). 2012 International Electron Devices Meeting; IEEE, 2012; pp 20.8.1–20.8.4.10.1109/IEDM.2012.6479084 ↗
19. 10.1143/jjap.38.l113410.1143/jjap.38.l1134 ↗
20. 10.1002/cvde.20029000710.1002/cvde.200290007 ↗
21. 10.1557/mrs2002.7310.1557/mrs2002.73 ↗
22. 10.1021/acs.jpcc.9b0372710.1021/acs.jpcc.9b03727 ↗
23. 10.1149/2.069206jes10.1149/2.069206jes ↗
24. 10.1116/1.355469110.1116/1.3554691 ↗
25. 10.1021/cm100057y10.1021/cm100057y ↗
26. 10.1039/d0tc01489c10.1039/d0tc01489c ↗
27. 10.1002/adma.20120457210.1002/adma.201204572 ↗
28. 10.1016/j.mee.2019.11119410.1016/j.mee.2019.111194 ↗
29. 10.1002/aelm.20200020910.1002/aelm.202000209 ↗
30. 10.1149/2.1011704jes10.1149/2.1011704jes ↗
31. 10.1002/pssr.20151011010.1002/pssr.201510110 ↗
32. 10.1063/1.510750910.1063/1.5107509 ↗
33. 10.1016/j.apsusc.2005.10.05410.1016/j.apsusc.2005.10.054 ↗
34. 10.1149/1.286877910.1149/1.2868779 ↗
35. 10.1063/1.194072710.1063/1.1940727 ↗
36. 10.3390/electronics403058610.3390/electronics4030586 ↗
37. 10.1088/1361-6528/aa5e5910.1088/1361-6528/aa5e59 ↗
38. 10.1002/aelm.20170045810.1002/aelm.201700458 ↗
39. 10.1002/celc.20140210610.1002/celc.201402106 ↗
40. COMSOL. AC/DC Module User’s Guide. COMSOL, 2012.
41. 10.1038/srep1596510.1038/srep15965 ↗
42. 10.1063/1.310808810.1063/1.3108088 ↗
43. Cagli, C.; Ielmini, D.; Nardi, F.; Lacaita, A. L. Evidence for Threshold Switching in the Set Process of NiO-Based RRAM and Physical Modeling for Set, Reset, Retention and Disturb Prediction. 2008 IEEE International Electron Devices Meeting; IEEE, 2008; pp 1–4.10.1109/IEDM.2008.4796678 ↗
44. 10.1109/ted.2009.202837810.1109/ted.2009.2028378 ↗
45. 10.1002/aelm.20160023310.1002/aelm.201600233 ↗