Transparent Flash Memory Using Single Ta2O5 Layer for Both Charge-Trapping and Tunneling Dielectrics
Source abstract
Abstract
We report reproducible multibit transparent flash memory in which a single solution-derived Ta2O5 layer is used simultaneously as a charge-trapping layer and a tunneling layer. This is different from conventional flash memory cells where two different dielectric layers are typically used. Under optimized programming/erasing operations, the memory device shows excellent programmable memory characteristics with a maximum memory window of ∼10.7 V. Moreover, the flash memory device shows a stable 2-bit memory performance and good reliability, including data retention for more than 104 s and endurance performance for more than 100 cycles. The use of a common charge-trapping and tunneling layer can simplify the fabrication of advanced flash memories.
Source: europepmc · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Semiconductor materials and devices · Advanced Memory and Neural Computing · Electronic and Structural Properties of Oxides
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Physical Sciences and Engineering Division and ‡Computer, Electrical and Mathematical Sciences & Engineering Division, King Abdullah University of Science & Technology (KAUST), Thuwal 23955-6900, Saudi Arabia
Funding
King Abdullah University of Science and Technology
References (39)
Show source-provided references
1. 10.1109/jproc.2003.81170210.1109/jproc.2003.811702 ↗
2. 10.1109/5.62250510.1109/5.622505 ↗
3. 10.1021/nl100966210.1021/nl1009662 ↗
4. 10.1021/nn201809k10.1021/nn201809k ↗
5. 10.1021/nn203847r10.1021/nn203847r ↗
6. 10.1002/adma.20120119510.1002/adma.201201195 ↗
7. 10.1002/adma.20100074010.1002/adma.201000740 ↗
8. Kim, K.Technology for sub-50nm DRAM and NAND Flash Manufacturing. InIEDM Technical Digest;IEEE, 2005.
9. 10.1063/1.333710310.1063/1.3337103 ↗
10. 10.1109/led.2008.92097910.1109/led.2008.920979 ↗
11. 10.1016/j.cap.2008.08.01910.1016/j.cap.2008.08.019 ↗
12. 10.1016/j.tsf.2010.02.05510.1016/j.tsf.2010.02.055 ↗
13. 10.1002/adma.20100415010.1002/adma.201004150 ↗
14. 10.7567/jjap.52.04cd1310.7567/jjap.52.04cd13 ↗
15. 10.1016/j.mseb.2012.02.02910.1016/j.mseb.2012.02.029 ↗
16. 10.1109/led.2011.217706010.1109/led.2011.2177060 ↗
17. 10.1063/1.483223710.1063/1.4832237 ↗
18. 10.1109/tnano.2009.203847910.1109/tnano.2009.2038479 ↗
19. 10.1007/bf0265543210.1007/bf02655432 ↗
20. 10.1051/epjap:200420610.1051/epjap:2004206 ↗
21. 10.1149/1.321604910.1149/1.3216049 ↗
22. 10.1016/j.tsf.2013.05.13910.1016/j.tsf.2013.05.139 ↗
23. 10.1016/j.materresbull.2013.11.02510.1016/j.materresbull.2013.11.025 ↗
24. 10.1016/j.vacuum.2004.12.00210.1016/j.vacuum.2004.12.002 ↗
25. 10.1002/app.3170910.1002/app.31709 ↗
26. 10.1143/jjap.50.10110110.1143/jjap.50.101101 ↗
27. 10.1016/s0169-4332(98)00278-510.1016/s0169-4332(98)00278-5 ↗
28. 10.1016/j.apsusc.2003.09.04010.1016/j.apsusc.2003.09.040 ↗
29. 10.1063/1.11838610.1063/1.118386 ↗
30. 10.1016/j.elspec.2004.03.00410.1016/j.elspec.2004.03.004 ↗
31. 10.1021/acsami.6b0649810.1021/acsami.6b06498 ↗
32. 10.1039/c4tc00010b10.1039/c4tc00010b ↗
33. Huo, Z.; Yang, J.; Lim, S.; Baik, S.; Lee, J.; Han, J.; Yeo, I.S.; Chung, U.I.; Moon, J. T.; Ryu, B.I.Band Engineered Charge Trap Layer for highly Reliable MLC Flash Memory. InSymposium on VLSI Technology;IEEE, 2007; pp138–139.10.1109/VLSIT.2007.4339758 ↗
34. 10.1038/srep1229910.1038/srep12299 ↗
35. 10.1002/adfm.20080037810.1002/adfm.200800378 ↗
36. 10.1002/adfm.20120341710.1002/adfm.201203417 ↗
37. 10.1143/jjap.46.l12010.1143/jjap.46.l120 ↗
38. 10.1109/led.2010.204174510.1109/led.2010.2041745 ↗
39. 10.1116/1.57222210.1116/1.572222 ↗