journal article·2018-03-14

Novel Cyclosilazane-Type Silicon Precursor and Two-Step Plasma for Plasma-Enhanced Atomic Layer Deposition of Silicon Nitride

Jae-Min Park, Se Jin Jang, Sang-Ick Lee, Won-Jun Lee

ACS Applied Materials & Interfaces· Volume 10· Issue 10
Publisher page

Abstract

We designed cyclosilazane-type silicon precursors and proposed a three-step plasma-enhanced atomic layer deposition (PEALD) process to prepare silicon nitride films with high quality and excellent step coverage. The cyclosilazane-type precursor, 1,3-di-isopropylamino-2,4-dimethylcyclosilazane (CSN-2), has a closed ring structure for good thermal stability and high reactivity. CSN-2 showed thermal stability up to 450 °C and a sufficient vapor pressure of 4 Torr at 60 °C. The energy for the chemisorption of CSN-2 on the undercoordinated silicon nitride surface as calculated by density functional theory method was −7.38 eV. The PEALD process window was between 200 and 500 °C, with a growth rate of 0.43 Å/cycle. The best film quality was obtained at 500 °C, with hydrogen impurity of ∼7 atom %, oxygen impurity less than 2 atom %, low wet etching rate, and excellent step coverage of ∼95%. At 300 °C and lower temperatures, the wet etching rate was high especially at the lower sidewall of the trench pattern. We introduced the three-step PEALD process to improve the film quality and the step coverage on the lower sidewall. The sequence of the three-step PEALD process consists of the CSN-2 feeding step, the NH3/N2 plasma step, and the N2 plasma step. The H radicals in NH3/N2 plasma efficiently remove the ligands from the precursor, and the N2 plasma after the NH3 plasma removes the surface hydrogen atoms to activate the adsorption of the precursor. The films deposited at 300 °C using the novel precursor and the three-step PEALD process showed a significantly improved step coverage of ∼95% and an excellent wet etching resistance at the lower sidewall, which is only twice as high as that of the blanket film prepared by low-pressure chemical vapor deposition.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Advanced Memory and Neural Computing

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Nanotechnology and Advanced Materials Engineering, Sejong University, 209, Neungdong-ro, Gwangjin-gu, Seoul 05006, Republic of Korea

DNF Co. Ltd., 142 Daehwa-ro 132 beon-gil, Daedeok-gu, Daejeon 34366, Republic of Korea

Funding

Korea Evaluation Institute of Industrial Technology

References (36)

Show source-provided references
1. Kaneko, A.; Yagishita, A.; Yahashi, K.; Kubota, T.; Omura, M.; Matsuo, K.; Mizushima, I.; Okano, K.; Kawasaki, H.; Inaba, S.; Izumida, T.; Kanemura, T.; Aoki, N.; Ishimaru, K.; Ishiuchi, H.; Suguro, K.; Eguchi, K.; Tsunashima, Y. Sidewall Transfer Process and Selective Gate Sidewall Spacer Formation Technology for Sub-15nm Finfet with Elevated Source/drain Extension. InIEDM Technical Digest, Proceeding of IEEE International Electron Devices Meeting 2005, Washington, DC, December 5–7, 2005; IEEE, 2005; pp 844–847.10.1109/IEDM.2005.1609488 ↗
2. Tanaka, H.; Kido, M.; Yahashi, K.; Oomura, M.; Katsumata, R.; Kito, M.; Fukuzumi, Y.; Sato, M.; Nagata, Y.; Matsuoka, Y.; Iwata, Y.; Aochi, H.; Nitayama, A. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. InDigest of Technical Papers, Proceedings of IEEE Symposium on VLSI Technology, Kyoto, June 12–14, 2007; IEEE, 2007; pp 14–15.10.1109/VLSIT.2007.4339708 ↗
3. Jang, J.; Kim, H.S.; Cho, W.; Cho, H.; Kim, J.; Shim, S., II; Jang, Y.; Jeong, J.H.; Son, B.K.; Kim, D. W.; Kim, K.; Shim, J.J.; Lim, J. S.; Kim, K.H.; Yi, S. Y.; Lim, J.Y.; Chung, D.; Moon, H.C.; Hwang, S.; Lee, J.W.; Son, Y.H.; Chung, U.I.; Lee, W.S. Vertical Cell Array Using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. InDigest of Technical Papers, Proceedings of IEEE Symposium on VLSI Technology, Honolulu, HI, June 16–18, 2009; IEEE, 2009; pp 192–193.
4. 10.3390/ma912100710.3390/ma9121007 ↗
5. 10.1149/2.0011710jss10.1149/2.0011710jss ↗
6. 10.1016/S0039-6028(98)00705-510.1016/S0039-6028(98)00705-5 ↗
7. Lee W.-J. · J. Korean Phys. Soc. · 2004 · 45 · 1352
8. 10.1063/1.144731410.1063/1.1447314 ↗
9. Lee W.-J. · J. Korean Phys. Soc. · 2005 · 47 · S598
10. 10.1016/j.tsf.2009.01.11810.1016/j.tsf.2009.01.118 ↗
11. 10.1016/S0169-4332(96)01006-910.1016/S0169-4332(96)01006-9 ↗
12. 10.1002/pssc.20130015710.1002/pssc.201300157 ↗
13. 10.1116/1.360997410.1116/1.3609974 ↗
14. 10.1116/1.358479010.1116/1.3584790 ↗
15. 10.1063/1.11656610.1063/1.116566 ↗
16. 10.1021/acsami.5b0153110.1021/acsami.5b01531 ↗
17. 10.1149/2.022311jss10.1149/2.022311jss ↗
18. 10.1002/pssa.20143116210.1002/pssa.201431162 ↗
19. 10.1021/acsami.5b0683310.1021/acsami.5b06833 ↗
20. 10.1021/acs.jpclett.5b0159610.1021/acs.jpclett.5b01596 ↗
21. 10.1021/acsami.6b0617510.1021/acsami.6b06175 ↗
22. 10.1021/acsami.6b1226710.1021/acsami.6b12267 ↗
23. 10.1039/C6RA10909H10.1039/C6RA10909H ↗
24. 10.1021/acs.chemmater.6b0231910.1021/acs.chemmater.6b02319 ↗
25. 10.1116/1.58836110.1116/1.588361 ↗
26. 10.1063/1.45845210.1063/1.458452 ↗
27. 10.1063/1.131601510.1063/1.1316015 ↗
28. 10.1103/PhysRevLett.77.386510.1103/PhysRevLett.77.3865 ↗
29. 10.1063/1.47186410.1063/1.471864 ↗
30. 10.1016/S0009-2614(01)00030-610.1016/S0009-2614(01)00030-6 ↗
31. 10.1016/j.apsusc.2017.06.06010.1016/j.apsusc.2017.06.060 ↗
32. Jang, S. J.; Yang, B.; Kim, S. G.; Kim, J. H.; Kim, D. Y.; Lee, S.; Seok, J. H.; Lee, S. I.; Kim, M. W. Novel Cyclodisilazane Derivative, Method for Preparing the Same and Silicon-Containing Thin Film Using the Same. US 20160326193 A1, 2016.
33. 10.1039/C4CP02741H10.1039/C4CP02741H ↗
34. 10.1021/cr900056b10.1021/cr900056b ↗
35. 10.1063/1.492636610.1063/1.4926366 ↗
36. 10.1002/admi.20170005810.1002/admi.201700058 ↗