Balancing the Source and Sink of Oxygen Vacancies for the Resistive Switching Memory
Source abstract
Abstract
The high nonuniformity and low endurance of the resistive switching random access memory (RRAM) are the two major remaining hurdles at the device level for mass production. Incremental step pulse programming (ISPP) can be a viable solution to the former problem, but the latter problem requires material level innovation. In valence change RRAM, electrodes have usually been regarded as inert (e.g., Pt or TiN) or oxygen vacancy (VO) sources (e.g., Ta), but different electrode materials can serve as a sink of VO. In this work, an RRAM using a 1.5 nm-thick Ta2O5 switching layer is presented, where one of the electrodes was VO-supplying Ta and the other was either inert TiN or VO-sinking RuO2. Whereas TiN could not remove the excessive VO in the memory cell, RuO2 absorbed the unnecessary VO. By carefully tuning (balancing) the capabilities of VO-supplying Ta and VO-sinking RuO2 electrodes, an almost invariant ISPP voltage and a greatly enhanced endurance performance can be achieved.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Transition Metal Oxide Nanomaterials · Ferroelectric and Negative Capacitance Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Materials Science and Engineering, and Inter-University Semiconductor Research Center, Seoul National University, Seoul 08826, Republic of Korea
Funding
National Research Foundation of Korea · Ministry of Science, ICT and Future Planning · SK Hynix Inc
References (27)
Show source-provided references
1. 10.1088/0957-4484/22/25/25400210.1088/0957-4484/22/25/254002 ↗
2. 10.1002/adma.20090037510.1002/adma.200900375 ↗
3. 10.1063/1.352452110.1063/1.3524521 ↗
4. 10.1002/adma.20110337910.1002/adma.201103379 ↗
5. 10.1038/nnano.2009.45610.1038/nnano.2009.456 ↗
6. 10.1063/1.274984610.1063/1.2749846 ↗
7. 10.1038/nmat307010.1038/nmat3070 ↗
8. 10.1038/ncomms338210.1038/ncomms3382 ↗
9. 10.1002/adfm.20140362110.1002/adfm.201403621 ↗
10. Lee, H. Y.; Chen, P. S.; Wu, T. Y.; Chen, Y. S.; Wang, C. C.; Tzeng, P. J.; Lin, C. H.; Chen, F.; Lien, C. H.; Tsai, M.J. Low Power and High Speed Bipolar Switching with a Thin Reactive Ti Buffer Layer in Robust HfO2Based RRAM.2008 IEEE International Electron Devices Meeting, 2008; Vol. 1.10.1109/IEDM.2008.4796677 ↗
11. 10.1038/srep1596510.1038/srep15965 ↗
12. 10.1021/acsami.7b0077810.1021/acsami.7b00778 ↗
13. 10.1088/0268-1242/31/6/06300210.1088/0268-1242/31/6/063002 ↗
14. Balatti, S.; Ambrogio, S.; Wang, Z.Q.; Sills, S.; Calderoni, A.; Ramaswamy, N.; Ielmini, D. Pulsed Cycling Operation and Endurance Failure of Metal-Oxide Resistive (RRAM).2014 IEEE International Electron Devices Meeting, 2014; p 14.3.1.10.1109/IEDM.2014.7047050 ↗
15. 10.1002/adma.20160329310.1002/adma.201603293 ↗
16. 10.1039/c6nr03810g10.1039/c6nr03810g ↗
17. 10.1088/0957-4484/23/18/18520210.1088/0957-4484/23/18/185202 ↗
18. 10.1063/1.360078410.1063/1.3600784 ↗
19. Degraeve, R.; Fantini, A.; Clima, S.; Govoreanu, B.; Goux, L.; Chen, Y. Y.; Wouters, D. J.; Roussel, P.; Kar, G. S.; Pourtois, G.; Cosemans, S.; Kittl, J. A.; Groeseneken, G.; Jurczak, M.; Altimime, L. Dynamic “Hour Glass” Model for SET and RESET in HfO2RRAMSymposium on VLSI Technology (VLSIT), 2012; Vol. 75.10.1109/VLSIT.2012.6242468 ↗
20. 10.1039/c7nr01243h10.1039/c7nr01243h ↗
21. 10.1002/pssr.20151011010.1002/pssr.201510110 ↗
22. 10.1039/c6ra01369d10.1039/c6ra01369d ↗
23. 10.1088/0957-4484/24/29/29520210.1088/0957-4484/24/29/295202 ↗
24. 10.1039/c4tc01381f10.1039/c4tc01381f ↗
25. 10.1021/ic50128a04510.1021/ic50128a045 ↗
26. 10.1016/j.apsusc.2017.02.00610.1016/j.apsusc.2017.02.006 ↗
27. 10.1016/j.materresbull.2016.03.00410.1016/j.materresbull.2016.03.004 ↗