journal article·2026-07-28

Asymmetric Dual-Gate Transistor Based on Dual-Functional h-BN for Memory and Logic Operations

Zaiwei Yang, Yihao Zhang, Jie Peng, Junlong Tian

ACS Applied Electronic Materials· Volume 8· Issue 14
Publisher page

Abstract

Abstract With the rapid development of data-intensive computation, electronic devices face continuously increasing demands for storage density and computational efficiency, motivating efforts to overcome the performance limitations imposed by the traditional von Neumann architecture and to fundamentally realize memory and logic operations. Leveraging the electronic characteristics of two-dimensional (2D) materials together with the design versatility of van der Waals heterostructures, this study presents an asymmetric dual-gate memory and logic operations device constructed from the 2D insulating material hexagonal boron nitride (h-BN). Distinct from traditional architectures dependent on multimaterial stacking for functional partitioning, this work utilizes the dual physical roles of h-BN under varying electric field regimes: functioning as a tunneling barrier enabling charge injection under high fields, while acting as a robust dielectric medium for field modulation under low fields, thus achieving functional reuse within a single-material platform. Based on this material property, an asymmetric-voltage dual-gate structure was constructed, in which the bottom gate drives the charge program/erase process, while the top gate modulates the channel conductivity, achieving physical decoupling between read and write operations. This structure exhibits strong anti-disturbance capability and stable memory characteristics. The device achieves synergistic operation between nonvolatile memory and logic operations, demonstrating excellent electrical performance and reliability, and providing a new material-driven strategy for the design of multifunctional electronic devices based on 2D materials.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Quantum-Dot Cellular Automata · Graphene research and applications · Carbon Nanotubes in Composites

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Guizhou University , , ,

Xiangtan University , , , ,

Funding

Industry and Education Combination Innovation Platform of Intelligent Manufacturing and Graduate Joint Training Base at Guizhou University · Natural Science Foundation of Hunan in China · Guizhou Provincial Basic Research Program (Natural Science) · Postgraduate Research Fund of Guizhou Province

References (60)

Show source-provided references
1. Prospective of Semiconductor Memory Devices: from Memory System to Materials10.1002/aelm.201400056 ↗
2. Memristive crossbar arrays for brain-inspired computing10.1038/s41563-019-0291-x ↗
3. Van der Waals materials-based floating gate memory for neuromorphic computing10.1016/j.chip.2023.100059 ↗
4. Memory devices and applications for in-memory computing10.1038/s41565-020-0655-z ↗
5. In-memory computing with resistive switching devices10.1038/s41928-018-0092-2 ↗
6. X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories10.1109/TCSI.2018.2848999 ↗
7. Two-dimensional materials for next-generation computing technologies10.1038/s41565-020-0724-3 ↗
8. Two-dimensional semiconductors for transistors10.1038/natrevmats.2016.52 ↗
9. Photoinduced Doping To Enable Tunable and High-Performance Anti-Ambipolar MoTe2/MoS2 Heterotransistors10.1021/acsnano.9b00201 ↗
10. Flash memory based on MoTe2/boron nitride/graphene semi-floating gate heterostructure with non-volatile and dynamically tunable polarity10.1007/s12274-022-4305-7 ↗
11. Side-liquid-gated electrochemical transistors and their neuromorphic applications10.1039/D1TC05019B ↗
12. Extracting the effective mass of fewer layers 2D h-BN nanosheets using the Fowler-Nordheim tunneling model10.11972/j.issn.1001-9014.2024.06.003 ↗
13. Semi-floating gate ferroelectric phototransistor optoelectronic integrated devices
14. Van der Waals mid-wavelength infrared detector linear array for room temperature passive imaging10.1126/sciadv.adn0560 ↗
15. All-Silicon Broadband Infrared Photodetectors With In-Plane Photon Trapping Structures10.1002/adma.202419382 ↗
16. A semi-floating gate memory based on van der Waals heterostructures for quasi-non-volatile applications10.1038/s41565-018-0102-6 ↗
17. Ultrafast-Programmable 2D Homojunctions Based on van der Waals Heterostructures on a Silicon Substrate10.1002/adma.202301067 ↗
18. An ultrafast bipolar flash memory for self-activated in-memory computing10.1038/s41565-023-01339-w ↗
19. Dynamically controllable polarity modulation of MoTe2 field-effect transistors through ultraviolet light and electrostatic activation10.1126/sciadv.aav3430 ↗
20. High-Precision Multibit Opto-Electronic Synapses Based on ReS2/h-BN/Graphene Heterostructure for Energy-Efficient and High-Accuracy Neuromorphic Computing10.1002/adfm.202509119 ↗
21. Interface-Controlled Performance in VLWIR Blocked Impurity Band Photodetectors10.1109/led.2025.3558427 ↗
22. Sharp Interface Blocked Impurity Band Very Long-Wavelength Infrared Photodetector With High-Temperature Epitaxy10.1109/led.2024.3388634 ↗
23. On-Chip Room-Temperature Operated Short-Wavelength-Infrared Si:S Photodetector with a Vertical Junction10.1002/adfm.202409354 ↗
24. Van der Waals heterostructures10.1038/nature12385 ↗
25. Chemical, thermal and mechanical stabilities of metal-organic frameworks10.1038/natrevmats.2015.18 ↗
26. 2D materials and van der Waals heterostructures10.1126/science.aac9439 ↗
27. Unipolar barrier photodetectors based on van der Waals heterostructures10.1038/s41928-021-00586-w ↗
28. h-BN/HfO2 Interface-Enabled Optoelectronic Doping for Low-Voltage, Reconfigurable MoTe2 Nanoelectronics10.1002/rar2.70211 ↗
29. Nonvolatile Memory Cells Based on MoS2/Graphene Heterostructures10.1021/nn3059136 ↗
30. Nonvolatile Floating-Gate Memories Based on Stacked Black Phosphorus−Boron Nitride−MoS2 Heterostructures10.1002/adfm.201503645 ↗
31. Multibit Data Storage States Formed in Plasma-Treated MoS2 Transistors10.1021/nn501181t ↗
32. Floating gate memory-based monolayer MoS2 transistor with metal nanocrystals embedded in the gate dielectrics10.1002/smll.201401872 ↗
33. Floating-gate controlled programmable non-volatile black phosphorus PNP junction memory10.1039/c7nr08515j ↗
34. Black phosphorus nonvolatile transistor memory10.1039/c6nr02078j ↗
35. W-Shaped Antiambipolar Transistors Based on h-BN/MoTe2/BP Heterostructures10.1021/acsnano.5c11809 ↗
36. The future of electronics based on memristive systems10.1038/s41928-017-0006-8 ↗
37. In-sensor computing for machine vision10.1038/d41586-020-00592-6 ↗
38. Tunable Synaptic Plasticity in 2D Ferroelectric Semiconductor Transistor for High-Precision Neuromorphic Computing10.1021/acsaelm.5c00020 ↗
39. Dynamic-Depleted Transistor Empowering Logic-in-Coding Computing10.1021/acsnano.5c17139 ↗
40. Universal Core−Shell Nanowire Memristor Platform with Quasi-2D Filament Confinement for Scalable Neuromorphic Applications10.1002/adfm.202518764 ↗
41. Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits10.1109/TVLSI.2018.2871119 ↗
42. Normally-off Logic Based on Resistive Switches—Part I: Logic Gates10.1109/TED.2015.2422999 ↗
43. Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio10.1038/ncomms12725 ↗
44. Full-Color Holographic Display and Encryption with Full-Polarization Degree of Freedom10.1002/adma.202103192 ↗
45. Floating gate photo-memory devices based on van der Waals heterostructures for neuromorphic image recognition10.1063/5.0157710 ↗
46. Electronic/Optoelectronic Memory Device Enabled by Tellurium-based 2D van der Waals Heterostructure for in-Sensor Reservoir Computing at the Optical Communication Band10.1002/adma.202211598 ↗
47. The future of ferroelectric field-effect transistor technology10.1038/s41928-020-00492-7 ↗
48. Emerging Opportunities for 2D Semiconductor/Ferroelectric Transistor-Structure Devices10.1002/adma.202005620 ↗
49. Vibration-Driven Triboelectric Nanogenerator for Vibration Attenuation and Condition Monitoring for Transmission Lines10.1021/acs.nanolett.2c01912 ↗
50. Reversible Tuning of Mie Resonances in the Visible Spectrum10.1021/acsnano.1c07114 ↗
51. Laser-Assisted Multilevel Non-Volatile Memory Device Based on 2D van-der-Waals Few-Layer-ReS2/h-BN/Graphene Heterostructures10.1002/adfm.202001688 ↗
52. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing10.1021/acsnano.2c00079 ↗
53. Material Choices for Tunnel Dielectric Layer and Gate Blocking Layer for Ferroelectric NAND Applications10.1109/led.2024.3437239 ↗
54. Electron tunneling through atomically flat and ultrathin hexagonal boron nitride10.1063/1.3662043 ↗
55. Frequency as a Clock: Synchronization and Intrinsic Recovery in Graphene Transistor Dynamics10.1021/acs.jpcc.5c06937 ↗
56. Atomically sharp interface enabled ultrahigh-speed non-volatile memory devices10.1038/s41565-021-00904-5 ↗
57. Fowler-Nordheim Tunneling into Thermally Grown SiO210.1063/1.1657043 ↗
58. Toward negligible charge loss in charge injection memories based on vertically integrated 2D heterostructures10.1007/s12274-016-1118-6 ↗
59. Noise in Solid State Devices10.1016/S0065-2539(08)60414-X ↗
60. Logic Computation in Phase Change Materials by Threshold and Memory Switching10.1002/adma.201301940 ↗