Ultrahigh Vacuum Annealing of Atomic-Layer-Deposited Y2O3/GaAs in Perfecting Heterostructural Chemical Bonding for Effective Passivation
Source abstract
Abstract
High Resolution Image Download MS PowerPoint Slide Direct deposition of high-dielectric-constant oxides on high-mobility semiconductors with low trap densities is the key to high-performance metal–oxide–semiconductor (MOS) devices. Atomic layer deposition (ALD) has been employed in precise thin oxide depositions with relatively low temperatures in the semiconductor device fabrication industry. Herein, we compare the electronic structures of nanometer-thick ALD-Y 2 O 3 on freshly grown GaAs(001)–4 × 6 without and with ultrahigh vacuum (UHV) annealing to 600 °C. In situ X-ray photoelectron spectroscopy (XPS) and in situ synchrotron radiation photoelectron spectroscopy (SRPES) with the best surface sensitivity were utilized to study the samples, whose pristine conditions were preserved under UHV between the growth and the characterization. In the Y 2 O 3 film, the surface Y–OH bonding and the pure As atoms resulting from the ALD process were completely removed with UHV annealing. Additionally, no O deficiency was detected in the resolution limit of XPS, indicating the intactness of the O–Y bonding. The UHV annealing has reduced traps in the Y 2 O 3 film, leading to smaller frequency dispersions in the measured capacitance–voltage ( C–V ) curves of the MOS capacitors (MOSCAPs). At the same time, the enriched Ga–O–Y bonds effectively passivated the GaAs surface and strongly stabilized the Y 2 O 3 /GaAs interface, resulting in lower interfacial trap density ( D it ) values from (2–3) × 10 12 eV –1 cm –2 to (0.7–2) × 10 12 eV –1 cm –2 and maintaining the high-temperature stability. We have elucidated the effects of UHV annealing on the interfacial chemistry and the thin oxide film of the ALD-Y 2 O 3 /GaAs(001)–4 × 6 in an atomic scale, and have correlated the electronic characteristics of the heterostructure with the electrical properties of the MOSCAPs.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Semiconductor materials and devices · Electronic and Structural Properties of Oxides · Ga2O3 and related materials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Graduate Institute of Applied Physics and Department of Physics, National Taiwan University, Taipei 10617, Taiwan
Department of Electrophysics, National Chiayi University, Chiayi 60004, Taiwan
National Synchrotron Radiation Research Center, Hsinchu 30076, Taiwan
Department of Physics, National Tsing Hua University, Hsinchu 30013, Taiwan
Funding
Ministry of Science and Technology, Taiwan · National Science and Technology Council
References (46)
Show source-provided references
1. Mistry, K.; Allen, C.; Auth, C.; Beattie, B.; Bergstrom, D.; Bost, M.; Brazier, M.; Buehler, M.; Cappellani, A.; Chau, R.; Choi, C.H.; Ding, G.; Fischer, K.; Ghani, T.; Grover, R.; Han, W.; Hanken, D.; Hattendorf, M.; He, J.; Hicks, J.; Huessner, R.; Ingerly, D.; Jain, P.; James, R.; Jong, L.; Joshi, S.; Kenyon, C.; Kuhn, K.; Lee, K.; Liu, H.; Maiz, J.; McIntyre, B.; Moon, P.; Neirynck, J.; Pae, S.; Parker, C.; Parsons, D.; Prasad, C.; Pipes, L.; Prince, M.; Ranade, P.; Reynolds, T.; Sandford, J.; Shifren, L.; Sebastian, J.; Seiple, J.; Simon, D.; Sivakumar, S.; Smith, P.; Thomas, C.; Troeger, T.; Vandervoorn, P.; Williams, S.; Zawadzki, K.A 45 nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-free Packaging, IEDM Tech. Dig. 2007; pp 247–250.10.1109/IEDM.2007.4418914 ↗
2. Lin, D.; Brammertz, G.; Sioncke, S.; Fleischmann, C.; Delabie, A.; Martens, K.; Bender, H.; Conard, T.; Tseng, W. H.; Lin, J. C.; Wang, W. E.; Temst, K.; Vatomme, A.; Mitard, J.; Caymax, M.; Meuris, M.; Heyns, M.; Hoffmann, T.Enabling the High-performance InGaAs/Ge CMOS: A Common Gate Stack Solution, IEDM Tech. Dig. 2009; pp 327–330.10.1109/IEDM.2009.5424359 ↗
3. 10.7567/JJAP.54.06FA0110.7567/JJAP.54.06FA01 ↗
4. 10.1016/j.mee.2015.04.09810.1016/j.mee.2015.04.098 ↗
5. Wilmsen, C. W.Physics and Chemistry of III–V Compound Semiconductor Interfaces; Springer, 1985; pp 1–462.10.1007/978-1-4684-4835-1_7 ↗
6. Pi T. W. · 2014 · 1
7. 10.1116/1.58892410.1116/1.588924 ↗
8. Ren, F.; Hong, M.; Hobson, W. S.; Kuo, J. M.; Lothian, J. R.; Mannaerts, J. P.; Kwo, J.; Chen, Y. K.; Cho, A. Y.Enhancement-Mode p-channel GaAs MOSFETs on Semi-Insulating Substrates, IEDM Tech. Dig. 1996; pp 943–945.10.1109/IEDM.1996.554137 ↗
9. 10.1126/science.283.5409.189710.1126/science.283.5409.1897 ↗
10. 10.1021/nl304134910.1021/nl3041349 ↗
11. 10.1143/APEX.4.11420210.1143/APEX.4.114202 ↗
12. 10.1109/TED.2017.269674110.1109/TED.2017.2696741 ↗
13. 10.1016/j.jcrysgro.2017.02.03810.1016/j.jcrysgro.2017.02.038 ↗
14. 10.1002/adma.20090210110.1002/adma.200902101 ↗
15. 10.1063/1.220917810.1063/1.2209178 ↗
16. 10.1016/j.sse.2010.04.03410.1016/j.sse.2010.04.034 ↗
17. 10.1143/APEX.4.06420110.1143/APEX.4.064201 ↗
18. 10.1063/1.12689910.1063/1.126899 ↗
19. 10.1021/cm202086210.1021/cm2020862 ↗
20. 10.1016/j.jcrysgro.2016.11.11810.1016/j.jcrysgro.2016.11.118 ↗
21. 10.3390/ma810536410.3390/ma8105364 ↗
22. 10.1021/cr900056b10.1021/cr900056b ↗
23. 10.1021/acsomega.7b0156410.1021/acsomega.7b01564 ↗
24. 10.1088/1361-6463/aada5a10.1088/1361-6463/aada5a ↗
25. 10.1016/j.jcrysgro.2019.02.03510.1016/j.jcrysgro.2019.02.035 ↗
26. 10.1016/j.mee.2015.04.06110.1016/j.mee.2015.04.061 ↗
27. 10.1016/j.elspec.2005.11.00110.1016/j.elspec.2005.11.001 ↗
28. 10.1016/S0169-4332(01)00373-710.1016/S0169-4332(01)00373-7 ↗
29. 10.1016/j.susc.2005.08.01910.1016/j.susc.2005.08.019 ↗
30. 10.1039/C4TC01405G10.1039/C4TC01405G ↗
31. 10.1002/1521-3862(200101)7:1<44::AID-CVDE44>3.0.CO;2-Q10.1002/1521-3862(200101)7:1<44::AID-CVDE44>3.0.CO;2-Q ↗
32. 10.1016/j.apsusc.2013.07.14010.1016/j.apsusc.2013.07.140 ↗
33. 10.1186/1556-276X-8-16910.1186/1556-276X-8-169 ↗
34. 10.1103/PhysRevLett.93.26610110.1103/PhysRevLett.93.266101 ↗
35. 10.1016/S0169-4332(01)00583-910.1016/S0169-4332(01)00583-9 ↗
36. 10.1016/j.mee.2017.05.01910.1016/j.mee.2017.05.019 ↗
37. 10.1116/1.480247810.1116/1.4802478 ↗
38. 10.1109/LED.2011.210524110.1109/LED.2011.2105241 ↗
39. 10.1109/LED.2012.221269210.1109/LED.2012.2212692 ↗
40. 10.1063/1.300517210.1063/1.3005172 ↗
41. 10.1109/TDMR.2013.228221610.1109/TDMR.2013.2282216 ↗
42. 10.1016/j.mee.2017.05.03710.1016/j.mee.2017.05.037 ↗
43. 10.1109/T-ED.1966.1582710.1109/T-ED.1966.15827 ↗
44. International Roadmap for Devices and Systems (IRDS) 2022 edition. Homepage: https://irds.ieee.org.
45. 10.1109/LED.2020.300007110.1109/LED.2020.3000071 ↗
46. Cha E. · IEEE MTT-S Int. Microw. Symp. Dig. · 2020 · 1299