journal article·2025-01-28Open access

Density Functional Analysis of Threshold Voltage Control by Oxide Dipole Layers in Si- and MoS2-Based FETs

Ruyue Cao, Hailing Guo, Jun-Wei Luo, Yuzheng Guo, John Robertson

Abstract

High Resolution Image Download MS PowerPoint Slide The control of the threshold voltage V th of high-k/metal metal-oxide-semiconductor field-effect transistor (MOSFET) gate stacks for n-type or p-type polarities by oxide dipole layers is analyzed by density functional theory. It is found that oxides such as SrO, Y 2 O 3, HfO 2, Nb 2 O 5 or amorphous Al 2 O 3 could shift V th to give either n- or p-polarities due to the band alignments and charge neutrality levels of the intrinsic virtual gap states of the oxides. This use of oxide layers for V th control can be extended from Si MOSFETs to those using 2D transition metal dichalcogenide (TMD) channels such as MoS 2 . The implementation of the dipole layer approach could allow bipolar operation of TMD-based FETs. As the presence of sulfur vacancies in MoS 2 can give their MOSFETs an extrinsic n-type character, we find that this doping effect could be compensated by an Al 2 O 3 layer that shifts E F downward toward midgap.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: Semiconductor materials and devices · Advancements in Semiconductor Devices and Circuit Design · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Engineering Department, Cambridge University, Cambridge CB2 1PZ, U.K.

State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

Electrical Engineering and Automation, Wuhan University, Wuhan 430042, China

Funding

Chinese Academy of Sciences · Hubei Key laboratory of electronic and packaging integration, Wuhan University

References (50)

Show source-provided references
1. 10.1109/LED.2004.82857010.1109/LED.2004.828570 ↗
2. 10.1063/1.290465010.1063/1.2904650 ↗
3. 10.1143/JJAP.46.725110.1143/JJAP.46.7251 ↗
4. 10.1063/1.270964210.1063/1.2709642 ↗
5. 10.1063/1.289005610.1063/1.2890056 ↗
6. 10.1016/S1369-7021(06)71541-310.1016/S1369-7021(06)71541-3 ↗
7. Linder, B.; Narayanan, V.; Paruchuri, V. K.; Cartier, E.; Kanakasabapathy, S. Gate First PFET Poly-Si/TiN/Al2O3 Gate Stacks with Inversion Thicknesses Less than 15Å for High Performance or Low Power CMOS Applications 2007 International Conference on Solid State Devices and Materials; Tsukuba International Congress Center: Ibaraki, Japan, 2007.10.7567/SSDM.2007.A-1-5 ↗
8. 10.1063/1.326371910.1063/1.3263719 ↗
9. 10.1063/1.311096810.1063/1.3110968 ↗
10. 10.1063/5.015413410.1063/5.0154134 ↗
11. 10.1103/PhysRevLett.52.46510.1103/PhysRevLett.52.465 ↗
12. 10.1038/s41586-019-1573-910.1038/s41586-019-1573-9 ↗
13. 10.1063/1.491952410.1063/1.4919524 ↗
14. 10.1021/nl303583v10.1021/nl303583v ↗
15. 10.1021/nl403465v10.1021/nl403465v ↗
16. 10.1021/nl201817810.1021/nl2018178 ↗
17. 10.1146/annurev-matsci-090519-11345610.1146/annurev-matsci-090519-113456 ↗
18. 10.1038/s41565-023-01375-610.1038/s41565-023-01375-6 ↗
19. 10.1038/s41565-017-0010-110.1038/s41565-017-0010-1 ↗
20. 10.1002/adma.20210979610.1002/adma.202109796 ↗
21. 10.1021/acs.nanolett.6b0130910.1021/acs.nanolett.6b01309 ↗
22. 10.1021/acsami.0c2247610.1021/acsami.0c22476 ↗
23. 10.1038/s41586-019-1052-310.1038/s41586-019-1052-3 ↗
24. 10.1021/acsami.1c2391810.1021/acsami.1c23918 ↗
25. 10.1524/zkri.220.5.567.6507510.1524/zkri.220.5.567.65075 ↗
26. 10.1103/PhysRevLett.77.386510.1103/PhysRevLett.77.3865 ↗
27. 10.1063/1.156406010.1063/1.1564060 ↗
28. 10.1063/1.338234410.1063/1.3382344 ↗
29. 10.1103/PhysRevB.83.19513110.1103/PhysRevB.83.195131 ↗
30. 10.1063/1.279909110.1063/1.2799091 ↗
31. 10.1063/1.329344010.1063/1.3293440 ↗
32. 10.1103/PhysRevLett.55.247110.1103/PhysRevLett.55.2471 ↗
33. English, C. D.; Smithe, K. K. H.; Xu, R. L.; Pop, E. Approaching Ballistic Transport in Monolayer MoS2 Transistors with Self-Aligned 10 Nm Top Gates 2016 IEEE International Electron Devices Meeting (IEDM); IEEE: San Francisco, CA, USA, 2016, pp 5 6 1–5 6 4.10.1109/IEDM.2016.7838355 ↗
34. Ko, J.S.; Shearer, A.; Lee, S.; Neilson, K.; Jaikissoon, M.; Kim, K.; Bent, S.; Saraswat, K. C.; Pop, E. Achieving 1-Nm-Scale Equivalent Oxide Thickness Top Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors with CMOS-Friendly Approaches Proc. 2024 IEEE Symposium on VLSI Technology & Circuits; IEEE, 2024.10.1109/VLSITechnologyandCir46783.2024.10631360 ↗
35. 10.1088/1361-648X/ab400710.1088/1361-648X/ab4007 ↗
36. 10.1116/1.59147210.1116/1.591472 ↗
37. 10.1016/S0169-4332(01)00832-710.1016/S0169-4332(01)00832-7 ↗
38. 10.1063/1.170295210.1063/1.1702952 ↗
39. 10.1103/PhysRevLett.58.126010.1103/PhysRevLett.58.1260 ↗
40. 10.1016/0169-4332(95)00257-X10.1016/0169-4332(95)00257-X ↗
41. 10.1103/PhysRevB.87.12511610.1103/PhysRevB.87.125116 ↗
42. 10.1021/acsami.7b0090710.1021/acsami.7b00907 ↗
43. 10.1116/1.481842610.1116/1.4818426 ↗
44. 10.1103/PhysRevB.35.618210.1103/PhysRevB.35.6182 ↗
45. 10.1126/science.aad211410.1126/science.aad2114 ↗
46. 10.1063/1.503073710.1063/1.5030737 ↗
47. 10.1021/acs.nanolett.3c0175310.1021/acs.nanolett.3c01753 ↗
48. 10.1126/science.aaw805310.1126/science.aaw8053 ↗
49. 10.1021/acsnano.0c0907810.1021/acsnano.0c09078 ↗
50. Ko, J.S.; Lee, S.; Bennett, R. K. A.; Schauble, K.; Jaikisson, M.; Neilson, K.; Kim, K.; Saraswat, K.; Pop, E. Nanoletts. 2024 accepted.