Effect of HZO Thickness Scaling in the Bilayer Ferroelectric Tunnel Junction
Source abstract
Abstract
This study investigates the effects of ferroelectric thickness scaling in a bilayer-structured ferroelectric tunnel junction. It was found that both the remnant polarization and the transport mechanisms exhibit a correlation with the thickness of the ferroelectric film. While variations in ferroelectric thickness influence the tunneling current in the Off state, the magnitude of the remnant polarization significantly affects the current during the On state. Considering that the On-Off ratio serves as an important figure of merit, an analysis of the optimal memory window is provided, accounting for the impact of reading voltage and cycling conditions. Moreover, investigation of the polarization decay observed at different delay times after the writing reveals the direct correlation between the depolarization field and thickness scaling. Retention studies further indicate that tunneling current decay induced greater vulnerability to the On state, primarily attributed to the asymmetry of the stack structure, which results in imperfect screening of polarization charges. Our investigation into the scaling of ferroelectric thickness emphasizes its critical importance by examining both ferroelectric properties and device performance. These findings indicate that the optimization of FTJ for low operation voltage, long data retention, and high on-current density necessitates a coordinated optimization of the layer stack structure, establishing a direct relationship crucial for the future development of hafnia-based FTJ devices.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Ferroelectric and Negative Capacitance Devices · Advanced Memory and Neural Computing · Ferroelectric and Piezoelectric Materials
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
NaMLab gGmbH
Chair of Nanoelectronics
TU Dresden
Funding
HORIZON EUROPE European Innovation Council
References (35)
Show source-provided references
1. 10.1109/JPROC.1998.65876210.1109/JPROC.1998.658762 ↗
2. 10.1147/rd.462.021310.1147/rd.462.0213 ↗
3. 10.1016/S1369-7021(04)00051-310.1016/S1369-7021(04)00051-3 ↗
4. Schwierz, F.; Liou, J. J. Status and future prospects of CMOS scaling and Moore’s law-a personal perspective. In 2020 IEEE Latin America electron devices conference (LAEDC), 2020; pp 1–4.10.1109/LAEDC49063.2020.9073539 ↗
5. 10.3390/mi1206066510.3390/mi12060665 ↗
6. Lysenko, S.; Kachur, A. Challenges Towards VR Technology: VR Architecture Optimization. In 2023 13th International Conference on Dependable Systems, Services and Technologies (DESSERT), 2023; pp 1–9.10.1109/DESSERT61349.2023.10416538 ↗
7. 10.1109/TNNLS.2019.289926210.1109/TNNLS.2019.2899262 ↗
8. 10.1088/1361-6528/ab208410.1088/1361-6528/ab2084 ↗
9. Das, S.; Chen, A.; Marinella, M. Beyond cmos. In 2021 IEEE International Roadmap for Devices and Systems Outbriefs, 2021; pp 1–129.10.1109/IRDS54852.2021.00011 ↗
10. 10.1063/1.363405210.1063/1.3634052 ↗
11. Fengler, F. P.; Pešić, M.; Starschich, S.; Schneller, T.; Böttger, U.; Schenk, T.; Park, M. H.; Mikolajick, T.; Schroeder, U. Comparison of hafnia and PZT based ferroelectrics for future non-volatile FRAM applications. In 2016 46th European Solid-State Device Research Conference (ESSDERC), 2016; pp 369–372.10.1109/ESSDERC.2016.7599663 ↗
12. 10.1557/mrs.2018.9210.1557/mrs.2018.92 ↗
13. 10.1063/1.319507510.1063/1.3195075 ↗
14. 10.1021/acsami.6b1617310.1021/acsami.6b16173 ↗
15. 10.1063/1.493558810.1063/1.4935588 ↗
16. Fujii, S.; Kamimuta, Y.; Ino, T.; Nakasaki, Y.; Takaishi, R.; Saitoh, M. First demonstration and performance improvement of ferroelectric HfO 2-based resistive switch with low operation current and intrinsic diode property. In 2016 IEEE Symposium on VLSI Technology, 2016; pp 1–2.10.1109/VLSIT.2016.7573413 ↗
17. 10.1016/j.jeurceramsoc.2016.10.02810.1016/j.jeurceramsoc.2016.10.028 ↗
18. 10.1063/1.486600810.1063/1.4866008 ↗
19. Lomenzo, P. D.; Slesazeck, S.; Hoffmann, M.; Mikolajick, T.; Schroeder, U.; Max, B. Ferroelectric Hf 1-x Zr x O 2 memories: device reliability and depolarization fields. In 2019 19th Non-Volatile Memory Technology Symposium (NVMTS), 2019; pp 1–8.10.1109/NVMTS47818.2019.9043368 ↗
20. Carpentieri, L.; Namlab, S. L.; Mikolajick, T.; Slesazeck, S. Understanding the impact of the dielectric layer in modulating the TER of FTJ devices. In 2024 IEEE European Solid-State Electronics Research Conference (ESSERC), 2024; pp 408–411.10.1109/ESSERC62670.2024.10719445 ↗
21. 10.1063/1.34680410.1063/1.346804 ↗
22. 10.1063/1.36900210.1063/1.369002 ↗
23. Lancaster, S.; Duong, Q. T.; Covi, E.; Mikolajick, T.; Slesazeck, S. Improvement of FTJ on-current by work function engineering for massive parallel neuromorphic computing. In ESSCIRC 2022-IEEE 48th European Solid State Circuits Conference (ESSCIRC), 2022; pp 137–140.10.1109/ESSCIRC55480.2022.9911392 ↗
24. 10.1063/5.002951610.1063/5.0029516 ↗
25. 10.1103/PhysRevApplied.7.02400510.1103/PhysRevApplied.7.024005 ↗
26. 10.1039/C5TC01074H10.1039/C5TC01074H ↗
27. 10.1063/1.502642410.1063/1.5026424 ↗
28. 10.1021/acsaelm.8b0004610.1021/acsaelm.8b00046 ↗
29. 10.1002/adfm.20160059010.1002/adfm.201600590 ↗
30. 10.3389/fnano.2022.93982210.3389/fnano.2022.939822 ↗
31. 10.1039/D4TC00061G10.1039/D4TC00061G ↗
32. 10.1063/5.017637410.1063/5.0176374 ↗
33. 10.1063/1.360932310.1063/1.3609323 ↗
34. 10.1109/LED.2016.259362710.1109/LED.2016.2593627 ↗
35. 10.1109/TED.2018.282912210.1109/TED.2018.2829122 ↗