journal article·2024-01-23

Channel Thickness-Dependent Degradation of Field-Effect Mobility in Multilayer MoS2Transistors

Dae-Young Jeon, Soyun Joo, Dahyun Lee, Seungbum Hong

Publisher page

Abstract

Two-dimensional (2D) semiconductors such as molybdenum disulfide (MoS 2 ) may serve as state-of-the-art logic devices as we progress toward the 2 nm technology node. Here, we show that mobility degradation is influenced by the channel thickness of multilayer MoS 2 transistors. Thicker MoS 2 channels exhibited less degradation of field-effect mobility caused by the transverse electric field (E-field), given the considerable bulk conduction current. Kelvin probe force microscopy (KPFM) was used to measure the channel thickness-dependent contact potential difference gradient. Numerical simulation confirmed that the vertical E-field was well screened by the bulk conduction channel. The results enhance our understanding of multilayer MoS 2 transistor operation and will enable performance optimization.
Source: openalex_inverted_index · Quality: baseline

Research context

OpenAlex topics: 2D Materials and Applications · Nanowire Synthesis and Applications · Ferroelectric and Negative Capacitance Devices

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

Department of Electrical Engineering, Gyeongsang National University, Jinju 52828, Gyeongnam, Republic of Korea

Department of Materials Science and Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejon 34141, Republic of Korea

Funding

Ministry of Science and ICT, South Korea · National Research Foundation of Korea · Gyeongsang National University

References (21)

Show source-provided references
1. Badaroglu, M.; Moore, M.Roadmap for Devices and Systems Outbriefs, IEEE International Roadmap for Devices and Systems Outbriefs; IEEE, 2021; pp 01–38.10.1109/IRDS54852.2021.00010 ↗
2. Schuddinck, P.; Bufler, F.; Xiang, Y.; Farokhnejad, A.; Mirabelli, G.; Vandooren, A.; Chehab, B.; Gupta, A.; Neve, C. R.; Hellings, G. InSheet-Based CFET Configurations for 4- Track Design with 16 nm Metal Pitch, IEEE Symposium on VLSI Technology and Circuits; IEEE, 2022; pp 365–366.10.1109/VLSITechnologyandCir46769.2022.9830492 ↗
3. 10.1038/s41586-021-03339-z10.1038/s41586-021-03339-z ↗
4. Sze S. M. · 2021
5. 10.1063/1.329901410.1063/1.3299014 ↗
6. Deleonibus S. · 201810.1201/9780429458736 ↗
7. 10.1002/adma.20200705110.1002/adma.202007051 ↗
8. 10.1109/TED.2018.283634510.1109/TED.2018.2836345 ↗
9. Najmzadeh, M.; Duarte, J.; Khandelwal, S.; Zeng, Y.; Hu, C. In2D MOSFET Operation of a Fully-Depleted Bulk MoS2 at Quasi-Flatband Back-Gate, 73rd Annual Device Research Conference (DRC); IEEE, 2015; pp 135–136.10.1109/DRC.2015.7175592 ↗
10. Schroder D. K. · 2015
11. 10.1021/acs.nanolett.5b0118810.1021/acs.nanolett.5b01188 ↗
12. 10.1088/1361-6641/ab22eb10.1088/1361-6641/ab22eb ↗
13. 10.1002/smll.20210094010.1002/smll.202100940 ↗
14. 10.1038/srep2961510.1038/srep29615 ↗
15. 10.1088/0957-4484/27/16/16520310.1088/0957-4484/27/16/165203 ↗
16. 10.1049/el:1998122710.1049/el:19981227 ↗
17. 10.7567/1347-4065/ab5d6610.7567/1347-4065/ab5d66 ↗
18. 10.1063/1.326959710.1063/1.3269597 ↗
19. 10.1063/1.36818110.1063/1.368181 ↗
20. 10.1016/j.mee.2022.11186810.1016/j.mee.2022.111868 ↗
21. 10.1038/nnano.2010.27910.1038/nnano.2010.279 ↗