Design and Performance Enhancement of Gate-on-Source PNPN Doping–Less Vertical Nanowire TFET
Source abstract
Abstract
Abstract This paper outlines the study of a Doping-Less Vertical Nanowire Tunnel Field Effect Transistor (DLVNWTFET) with a p-i-n structure, aiming to enhance the performance of this device. The proposed device, which is a p-n-p-n configured DLVNWTFET, switches with a steeper sub-threshold slope while keeping the Off-state current (IOFF) and threshold-voltage (VTH) low and also improves the On-state current (ION) of the device; which is one of the crucial problems in TFETs. The nanowire TFET structure is vertically grown on an intrinsic silicon wafer. This vertical structure eases the fabrication process and also helps in the implementation of Charge-Plasma (CP) Technique. It is a process by which electrodes of specific work functions are used to induce charges in the Source (P) and Drain (N) regions. To realize the p-n-p-n configured structure, pocketing technique is used where the N+ heavily doped pocket is introduced between the Source and the Channel through CP concept. Upon calculation and comparison of various analog and device parameters, the proposed p-n-p-n structure shows better performance in contrast to the p-i-n DLVNWTFET. Analysis of the performance of the two configurations has been done, comparing various parameters like transconductance (Gm), output conductance (GD), transfer characteristics (ID–VGS), output characteristics (ID–VDS), cut-off frequency (fT), total gate capacitance (CGG) and intrinsic gain.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (21)
Show source-provided references
1. Takayasu LEE2020INTRO-, S (2004) Perspectives of low-power VLSI’s. IEICE Trans Electron 87:429–436
2. Jo J, Shin C (2014) Study of temperature effects on negative capacitance field-effect transistor. IEEK 37:70–72
3. Wu J, Min J, Taur Y (2015) Short-channel effects in tunnel FETs. IEEE Trans Electron Devices 62(9):3019–302410.1109/TED.2015.2458977 ↗
4. Schaller RR (1997) Moore’s law: past, present and future. IEEE Spectr 34(6):52–5910.1109/6.591665 ↗
5. Nirschl Th et al (2004) The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes. IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004. IEEE, New York
6. Kumar N, Raman A (2020) Novel design approach of extended gate-on-source based charge-plasma vertical-nanowire TFET: proposal and extensive analysis. IEEE Trans Nanotechnol 19:421–42810.1109/TNANO.2020.2993565 ↗
7. Kumar N, and Ashish Raman (2020) Novel asymmetric recessed-gate/source architecture advancement of dual-metal-gate SiGe/Si dopingless nanowire-TFET for low-voltage performance optimization. Silicon. https://doi.org/10.1007/s12633-020-00659-z10.1007/s12633-020-00659-z ↗
8. Krishnamohan T et al (2008) Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and≪ 60mV/dec subthreshold slope. 2008 IEEE International Electron Devices Meeting. IEEE, New York10.1109/IEDM.2008.4796839 ↗
9. Dewey G et al (2011) Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing. 2011 International electron devices meeting. IEEE, New York10.1109/IEDM.2011.6131666 ↗
10. Mookerjea S et al (2009) Effective capacitance and drive current for tunnel FET (TFET) CV/I estimation. IEEE Trans Electron Devices 56.9(2009):2092–209810.1109/TED.2009.2026516 ↗
11. Turkane SM, Kureshi AK (2016) Review of tunnel field effect transistor (TFET). Int J Appl Eng Res 11(7):4922–4929
12. Kumar, Naveen SI, Amin, Anand S (2020) Design and performance optimization of novel Core–Shell Dopingless GAA-nanotube TFET with Si 0.5 Ge 0.5-based source. IEEE Trans Electron Devices 67(3):789–79510.1109/TED.2020.2965244 ↗
13. Kumar M, Jagadesh (2013) Doping-less tunnel field effect transistor: Design and investigation. IEEE Trans Electron Devices 60(10):3285–329010.1109/TED.2013.2276888 ↗
14. Kumar N, Raman A (2019) Performance assessment of the charge-plasma-based cylindrical GAA vertical nanowire TFET with impact of interface trap charges. IEEE Trans Electron Devices 66(10):4453–446010.1109/TED.2019.2935342 ↗
15. Chen ZX, Yu HY, Singh N, Shen NS, Sayanthan RD, Lo GQ, Kwong DL (2009) Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires. IEEE Electron Device Lett 30(7):754–756. https://doi.org/10.1109/LED.2009.202107910.1109/LED.2009.2021079 ↗
16. Hueting, Raymond JE et al (2008) The charge plasma PN diode. IEEE Electron Device Lett 29(12):1367–136910.1109/LED.2008.2006864 ↗
17. Sahay S, Jagadesh Kumar M (2019) Junctionless devices without any chemical doping. In Junctionless Field-Effect Transistors: Design, Modeling, and Simulation, IEEE pp.281–325, https://doi.org/10.1002/9781119523543.ch710.1002/9781119523543.ch7 ↗
18. Anand S, Sarin RK (2016) Analog and RF performance of doping-less tunnel FETs with Si 0.55 Ge 0.45 source. J Comput Electron 15(3):850–85610.1007/s10825-016-0859-5 ↗
19. Abdi DB, Jagadesh Kumar M (2014) In-built N + pocket pnpn tunnel field-effect transistor. IEEE Electron Device Lett 35(12):1170–117210.1109/LED.2014.2362926 ↗
20. Narang R et al (2013) Device and circuit level performance comparison of tunnel FET architectures and impact of heterogeneous gate dielectric. J Semicond Technol Sci 13(3):224–23610.5573/JSTS.2013.13.3.224 ↗
21. Hanna AN (2015) Si/Ge hetero-structure nanotube tunnel field effect transistor. J Appl Phys 117(1):01431010.1063/1.4905423 ↗