Performance Evaluation of Junctionless FinFET using Spacer Engineering at 15 nm Gate Length
Source abstract
Abstract
Abstract In this proposed work, performance of junctionless transistor with the use of spacers has been evaluated at 15nm gate length in Cogenda TCAD tool. This work is implemented as variation in four parts: changing the spacer extension length, placement of spacers having dual-κ, proportion of low and high-κ spacers, and value of high-κ dielectric constant. Impact of all these parameters is considered on the output of proposed device in terms of various output parameters like on-current (ION), off-current (IOFF), subthreshold swing (SS), drain induced barrier lowering (DIBL), transconductance (gm), transconductance generation factor (TGF), output conductance (gd), early voltage (Vea) and intrinsic gain (Av). From the simulations, it has been observed that placing spacers of dual-κ along the left and right sides of gate region has improved device performance in terms of output parameters. Due to increased gate capacitances, the increase in dielectric constant value has degraded the device performance for longer spacer extension length. However, for shorter spacer extension length, the device characteristics are improved as the value of dielectric constant is increased. Therefore a trade-off is required to get the optimum results of the device.
Source: openaire · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Integrated Circuits and Semiconductor Failure Analysis
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (27)
Show source-provided references
1. Moore GE (1965) Cramming more components onto integrated circuits. Proc IEEE 86:82–8510.1109/JPROC.1998.658762 ↗
2. Hisamoto D, Lee CW, Kedzierski J, Takeuchi H, Asano K, Kuo C, Anderson E, King TJ, Bokor J, Hu C (2000) FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans Electron Devices 47:2320–232510.1109/16.887014 ↗
3. Colinge JP (2010) FinFETs and other multi-gate transistors. Springer, New York
4. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M, Kelleher MA, McCarthy B, Murphy R (2010) Nanowire transistors without junctions. Nature Nanotechnol 5:225–22910.1038/nnano.2010.15 ↗
5. Colinge JP, Lee CW, Akhavan ND, Yan R, Ferain I, Razavi P, Kranti A, Yu R (2011) Junctionless transistors: physics and properties. Semiconductor-on-insulator materials nanoelectron appl. Springer-Verlag Berlin Heidelberg, pp 187–20010.1007/978-3-642-15868-1_10 ↗
6. Colinge JP, Kranti A, Yan R, Lee CW, Ferain I, Yu R, Akhavan ND, Razavi P (2011) Junctionless nanowire transistor (JNT): properties and design guidelines. Solid State Electron 65–66:33–3710.1016/j.sse.2011.06.004 ↗
7. Toledano-Luque M, Matagne P, Sibaja-Hernandez A, Chiarella T, Ragnarsson LK, Soree B, Cho M, Mocuta A, Thean A (2014) Superior reliability of Junctionless p-FinFETs by reduced oxide electric field. IEEE Electron Device Lett 35:1–310.1109/LED.2014.2361769 ↗
8. Kim TK, Kim DH, Yoon YG, Moon JM, Hwang BW, Moon DI, Lee GS, Lee DW, Yoo DE, Hwang HC, Kim JS, Choi YK, Cho BJ, Lee SH (2013) Demonstration of Junctionless accumulation-mode bulk FinFETs with robust junction isolation. IEEE Electron Device Lett 34:1–310.1109/LED.2013.2283291 ↗
9. Gundapaneni S, Ganguly S, Kottantharayil A (2011) Enhanced electrostatic integrity of short-channel Junctionless transistor with high- κ spacers. IEEE Electron Device Lett 32:1325–132710.1109/LED.2011.2162309 ↗
10. Virani HG, Adari RBR, Kottantharayil A (2010) Dual-k spacer device architecture for the improvement of performance of silicon n-channel tunnel FETs. IEEE Trans Electron Devices 57:2410–241710.1109/TED.2010.2057195 ↗
11. Vega RA, Liu K, Liu TJK (2009) Dopant segregated schottky source/drain double gate MOSFET design in the direct source to- drain tunneling regime. IEEE Trans Electron Devices 56:2016–202610.1109/TED.2009.2026318 ↗
12. Nandi A, Saxena AK, Dasgupta S (2013) Design and analysis of analog performance of dual-k spacer underlap N/P-FinFET at 12 nm gate length. IEEE Electron Devices 60:1529–153510.1109/TED.2013.2250975 ↗
13. Baruah RK, PailyRP (2013) Impact of high-k spacer on device performance of a junctionless transistor. J Comput Electron 12:14–1910.1007/s10825-012-0428-5 ↗
14. Pradhan KP, Sahu KP (2016) Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor. IET Circuits Devices Syst 10:441–44710.1049/iet-cds.2016.0125 ↗
15. Lin Y-K, Agarwal H, Kao M-Y, Zhou J, Liao Y-H, Dasgupta A, Kushwaha P, Salahuddin S (2019) Spacer engineering in negative capacitance FinFETs. IEEE Electron Device Lett 40:1009–101210.1109/LED.2019.2911104 ↗
16. Vadthiya N, Narware P, Bheemudu V, Sunitha B (2020) A novel bottom-spacer ground-plane (BSGP) FinFET for improved logic and analog/RF performance. Int J Electron Commun (AEÜ) 127:15345910.1016/j.aeue.2020.153459 ↗
17. Vandana B, Mohapatra SK, Das JK, Pradhan KP, Kundu A, Kaushik BK (2021) Memoryless nonlinearity in IT JL FinFET with spacer technology: investigation towards reliability. Microelectron Reliab 119:11407210.1016/j.microrel.2021.114072 ↗
18. Saini G, Choudhary S (2017) Improving the subthreshold performance of junctionless transistor using spacer engineering. Microelectron J 59:55–5810.1016/j.mejo.2016.11.012 ↗
19. Saini G, Choudhary S (2015) Asymmetric dual-k spacer trigate FinFET for enhanced analog/RF performance. J Comput Electron 15:84–9310.1007/s10825-015-0769-y ↗
20. Choi JH, Kim TK, Moon JM, Yoon YG, Hwang BW, Kim DH, Lee SH (2014) Origin of device performance enhancement of junctionless accumulation-mode (JAM) bulk FinFETs with high-κ gate spacers. IEEE Trans Electron Devices 35:1182–118410.1109/LED.2014.2364093 ↗
21. Salmani-Jelodar M, Ilatikhameneh H, Kim S, Ng K, Sarangapani P, Klimeck G (2016) Optimum high-k oxide for the best performance of ultra-scaled double-gate MOSFETs. IEEE Trans Nanotechnol 15:904–91010.1109/TNANO.2016.2583411 ↗
22. Mohapatra SK, Pradhan KP, Singh D, Sahu PK (2015) The role of geometry parameters and fin aspect ratio of sub-20nm SOI-FinFET: an analysis towards analog and RF circuit design. IEEE Trans Nanotechnol 14:546–554. https://doi.org/10.1109/TNANO.2015.241555510.1109/TNANO.2015.2415555 ↗
23. Cheng et al (2013) Method for fabricating junctionless transistor, Patents, Pub. No.: US 2013/0078777 A1
24. Fasarakis N, Karatsori TA, Tsormpatzoglou A, Tassis DH, Papathanasiou K, Bucher M, Ghibaudo G, Dimitriadis CA (2014) Compact modeling of nanoscale trapezoidal FinFETs. IEEE Trans Electron Devices 61:324–33210.1109/TED.2013.2284503 ↗
25. Cogenda User’s Guides. http://www.cogenda.com/article/downloads
26. 3D FinFET simulation with Density Gradient (DG) quantum correction model. http://www.cogenda.com/article/examples#FinFET-dg
27. Kaur N, Rattan M, Gill SS (2019) Design and optimization of novel shaped FinFET. Arab J Sci Eng 4:3101–311610.1007/s13369-018-3428-3 ↗