Design and Analysis of Ferro Electric-Tunneling Junction-VTFET for RF/Analog and Linear Application
Source abstract
Abstract
In this paper a new ferro material embedded structure is introduced between the tunneling junction to gain and improve ON/OFF current ratio with steeper subthreshold slope. Various linear and RF/analog device characteristics has involved to evaluate and validate the device suitable for low power digital and analog applications. The prime focus is to analyze the impact of ferroelectric layer at tunneling junction on the Id-Vgs characteristics and compared it with the conventional vertical TFET and Ferroelectric oxide material Vertical TFET to differentiate the electrical parameters performance thorough TCAD simulation Silvaco software. The vertical arrangement of source channel and drain will improve the geometrical scaling of the device. The RF/analog parameters like transconductance (gm), output conductance (gd), gate capacitance (Cg), cutoff frequency is varied with respect to the ferroelectric thickness at tunneling junction. For different configuration of TFP, linear properties such as gm2, gm3, VIP2, VIP3, IIP3 have been investigated. It has been discovered that as the FE at tunneling junction will decrease the linear properties as well. This means that when the tunnelling ferro thickness is scaled down from high to low to source-channel interface, linear behavior will be inhibited and the RF/analog factor will improve. In compared to the Conventional VTFET and Ferro VTFET, the ON/OFF ratio showed improved results. The device was found to be suitable for low-power applications based on its performance. Because of the increased gain for TGF and TFP for low gate voltage biassing, it is widely used in low RF/analog applications.
Source: expertdata · Quality: candidate unverified · Source record ↗
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Nanowire Synthesis and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (39)
Show source-provided references
1. Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, Wong H-SP (2001) Device scaling limits of Si MOSFETs and their application dependencies. Proc IEEE 89(3):259–288. https://doi.org/10.1109/5.91537410.1109/5.915374 ↗
2. Koswatta SO, Lundstrom MS, Nikonov DE (2009) Performance comparison between pin tunneling transistors and conventional MOSFETs. IEEE Trans Electron Devices 56(3):456–465. https://doi.org/10.1109/TED.2008.201193410.1109/TED.2008.2011934 ↗
3. Singh S, Raj B (2018) Vertical tunnel-fet analysis for excessive low power digital applications. In 2018 First International Conference on Secure Cyber Computing and Communication (ICSCCC). IEEE, pp. 192–19710.1109/ICSCCC.2018.8703312 ↗
4. Singh S, Raj B (2020) Two-dimensional analytical modeling of the surface potential and drain current of a double-gate vertical t-shaped tunnel field-effect transistor. J Comput Electron 19(3):1154–116310.1007/s10825-020-01496-4 ↗
5. Khatami Y, Banerjee K (2009) Steep subthreshold slope n- and p-Type tunnel-FET devices for low-power and energy- efficient digital circuits. IEEE Trans Electron Devices 56(11):2752–2760. https://doi.org/10.1109/TED.2009.203083110.1109/TED.2009.2030831 ↗
6. Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479(7373):329–337. https://doi.org/10.1038/nature1067910.1038/nature10679 ↗
7. Anghel C, Gupta A, Amara A, Vladimirescu A (2011) 30-nm tunnel FET with improved performance and reduced ambipolar current. IEEE Trans Electron Devices 58(6):1649–1654. https://doi.org/10.1109/TED.2011.212832010.1109/TED.2011.2128320 ↗
8. Carballo JA, Chan WTJ, Gargini PA, Kahng AB, Nath S (2014) ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap. In 2014 IEEE 32nd International Conference on Computer Design (ICCD). IEEE, pp. 139–14610.1109/ICCD.2014.6974673 ↗
9. Singh S, Raj B (2020) Analytical modeling and simulation analysis of T-shaped III-V heterojunction vertical T-FET. Superlattices Microstruct 147:10671710.1016/j.spmi.2020.106717 ↗
10. Krishnamohan T, Kim D, Raghunathan S, Saraswat K (2008) Double-gate strained-ge heterostructure tunneling FET (TFET) with record high drive currents and≪ 60mV/dec subthreshold slope. In 2008 IEEE International Electron Devices Meeting. IEEE, pp. 1–3. https://doi.org/10.1109/IEDM.2008.479683910.1109/IEDM.2008.4796839 ↗
11. Gupta S, Wairya S, Singh S (2022) Design and analysis of triple metal vertical TFET gate stacked with N-Type SiGe delta-doped layer. Silicon 14(8):4217–422510.1007/s12633-021-01211-3 ↗
12. Singh S, Yadav S, Bhalla SK (2022) An improved analytical modeling and simulation of gate stacked linearly graded work function vertical TFET. Silicon 14(9):4647–466010.1007/s12633-021-01244-8 ↗
13. Rajoriya A, Shrivastava M, Gossner H, Schulz T, Rao VR (2013) Sub 0.5 V operation of performance driven mobile systems based on area scaled tunnel FET devices. IEEE Trans Electron Devices 60(8):2626–2633. https://doi.org/10.1109/TED.2013.227056610.1109/TED.2013.2270566 ↗
14. Hemanjaneyulu K, Shrivastava M (2015) Fin enabled area scaled tunnel FET. IEEE Trans Electron Devices 62(10):3184–3191. https://doi.org/10.1109/TED.2015.246967810.1109/TED.2015.2469678 ↗
15. Avci UE, Young IA (2013) Heterojunction TFET scaling and resonant-TFET for steep subthreshold slope at sub-9nm gate-length. In 2013 IEEE International Electron Devices Meeting. IEEE, pp. 4–3. https://doi.org/10.1109/IEDM.2013.672455910.1109/IEDM.2013.6724559 ↗
16. Abdi DB, Jagadesh Kumar M (2014) Controlling ambipolar current in tunneling FETs using overlapping gate-on-drain. IEEE J Electron Devices Soc 2(6):187–19010.1109/JEDS.2014.2327626 ↗
17. Narang R, Saxena M, Gupta RS, Gupta M (2012) Assessment of ambipolar behavior of a tunnel FET and influence of structural modifications. JSTS: J Semicond Technol Sci 12(4):482–49110.5573/JSTS.2012.12.4.482 ↗
18. Kumar M, Jit S (2015) A novel four-terminal ferroelectric tunnel FET for quasi-ideal switch. IEEE Trans Nanotechnol 14(4):600–60210.1109/TNANO.2015.2427195 ↗
19. Singh S, Sharma A, Kumar V, Umar P, Rao AK, Singh AK (2021) Investigation of N+ SiGe juntionless vertical TFET with gate stack for gas sensing application. Appl Phys A 127(9):1–1110.1007/s00339-021-04880-4 ↗
20. Singh S, Raj B (2019) Design and analysis of a heterojunction vertical t-shaped tunnel field effect transistor. J Electron Mater 48(10):6253–626010.1007/s11664-019-07412-2 ↗
21. Das B, Bhowmick B (2020) Noise behavior of ferro electric tunnel FET. Microelectron J 96:10467710.1016/j.mejo.2019.104677 ↗
22. Saha R (2021) Simulation study on ferroelectric layer thickness dependence RF/Analog and linearity parameters in ferroelectric tunnel junction TFET. Microelectron J 113:10508110.1016/j.mejo.2021.105081 ↗
23. Singh S, Verma A, Singh J, Wadhwa G (2021) Investigation of N+ SiGe gate stacked V-TFET based on dopingless charge plasma for gas sensing application. Silicon:1–14. https://doi.org/10.1007/s12633-021-01416-610.1007/s12633-021-01416-6 ↗
24. Singh S, Raj B (2020) Modeling and simulation analysis of SiGe heterojunction double gate vertical t-shaped tunnel FET. Superlattices Microstruct 142:10649610.1016/j.spmi.2020.106496 ↗
25. Saeidi A, Biswas A, Ionescu AM (2016) Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric. Solid-State Electron 124:16–2310.1016/j.sse.2016.07.025 ↗
26. Xiang J, Kim JH, Lu W (2014) High performance, low power nanowire transistor devices. In Semiconductor Nanowires, pp. 54–11010.1039/9781782625209-00054 ↗
27. Singh S, Raj B (2022) Analytical and compact modeling analysis of a SiGe hetero-material vertical L-shaped TFET. Silicon 14(5):2135–214510.1007/s12633-021-01009-3 ↗
28. Badgujjar S et al (2019) Design and analysis of dual source vertical tunnel field effect transistor for high performance. Trans Electr Electron Mater: 1–9. https://doi.org/10.1007/s42341-019-00154-210.1007/s42341-019-00154-2 ↗
29. Saeidi A, Rosca T, Memisevic E, Stolichnov I, Cavalieri M, Wernersson L-E, Ionescu AM (2020) Nanowire tunnel FET with simultaneously reduced subthermionic subthreshold swing and off-current due to negative capacitance and voltage pinning effects. Nano Lett 20(5):3255–326210.1021/acs.nanolett.9b05356 ↗
30. Puja G, Goswami R, Bhowmick B (2019) Optimization of ferroelectric tunnel junction TFET in presence of temperature and its RF analysis. Microelectron J 92:10461810.1016/j.mejo.2019.104618 ↗
31. Ghosh P, Bhowmick B (2020) Optimization of ferroelectric SELBOX TFET and ferroelectric SOI TFET. ECS J Solid-State Sci Technol 9(2):02300110.1149/2162-8777/ab697e ↗
32. Singh S, Raj B (2020) Study of parametric variations on hetero-junction vertical t-shape TFET for suppressing ambipolar conduction. IJPAP 58
33. Marjani S, Hosseini SE, Faez R (2016) A silicon doped hafnium oxide ferroelectric p–n–p–n SOI tunneling field–effect transistor with steep subthreshold slope and high switching state current ratio. AIP Adv 6(9):09501010.1063/1.4962969 ↗
34. Singh S, Pal P, Mittal R, Tamia A, Kondekar PN (2014) Silicon on ferroelectric Tunnel FET (SOF-TFET) for low power application. In 2014 IEEE 2nd International Conference on Emerging Electronics (ICEE). IEEE, pp. 1–310.1109/ICEmElec.2014.7151189 ↗
35. Gopal G, Varma T (2021) Simulation-based analysis of ultra thin-body double gate ferroelectric TFET for an enhanced electric performance. Silicon :1–11. https://doi.org/10.1007/s12633-021-01428-210.1007/s12633-021-01428-2 ↗
36. ATLAS (2011) User’s manual, version 5. SILVACO, Santa Clara,CA, USA
37. Kumar M, Jit S (2015) Effects of electrostatically doped source/drain and ferroelectric gate oxide on subthreshold swing and impact ionization rate of strained-Si-on-insulator tunnel field-effect transistors. IEEE Trans Nanotechnol 14(4):597–59910.1109/TNANO.2015.2426316 ↗
38. Singh S, Chauhan AKS, Joshi G, Singh J (2021) Design and investigation of SiGe heterojunction-based charge plasma vertical TFET for biosensing application. Silicon:1–12. https://doi.org/10.1007/s12633-021-01384-x10.1007/s12633-021-01384-x ↗
39. Singh S, Singh J, Singh AK, Shukla MK (2022) Modeling and simulation analysis hetero junction doping less vertical TFET for biomedical application. Silicon:1–8. https://doi.org/10.1007/S12633-021-01576-510.1007/S12633-021-01576-5 ↗