A Comprehensive Study of the Impact of the Gate Oxide Material Composition on the Self-Heating Effect in Nanosheet Field Effect Transistor
Bibliographic record
Abstract
No abstract is available for this record. The assistant can identify its topic from the title, but cannot infer the study’s results.
Source: Not provided · Quality: missing
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Nanowire Synthesis and Applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (27)
Show source-provided references
1. Loubet N et al (2017) Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. Dig. Tech. Pap. - Symp. VLSI Technol., pp T230–T23110.23919/VLSIT.2017.7998183 ↗
2. Balasubbareddy M, Sivasankaran K, Atamuratov A, Khalilloev M (2023) Micro Nanostructures 182:20763310.1016/j.micrna.2023.207633 ↗
3. Jan CH, Bhattacharya P, Chau R et al (2012) A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications. Proc IEEE Int Electron Devices Meeting (IEDM): 3.1.1–3.1.4. https://doi.org/10.1109/IEDM.2012.647896910.1109/IEDM.2012.6478969 ↗
4. Sinha S, Yeric G, Chandra V, Cline B, Cao Y (2012) Exploring sub-20 nm FinFET design with predictive technology models. Proc 49th Annu Design Autom Conf (DAC): 283–288. https://doi.org/10.1145/2228360.222841410.1145/2228360.2228414 ↗
5. Bardon MG et al (2016) Extreme scaling enabled by 5 tracks cells: holistic design-device co-optimization for FinFETs and lateral nanowires. Proc IEEE Int Electron Devices Meeting (IEDM): 28.2.1–28.2.4. https://doi.org/10.1109/IEDM.2016.783849710.1109/IEDM.2016.7838497 ↗
6. Bardon MG et al. (2015) Dimensioning for power and performance under 10nm: The limits of FinFETs scaling. In2015 International Conference on IC Design & Technology (ICICDT) pp 1-4. IEEE10.1109/ICICDT.2015.7165883 ↗
7. Ye P, Ernst T, Khare MV (2019) The last silicon transistor: nanosheet devices could be the final evolutionary step for Moore’s law. IEEE Spectr 56(8):30–3510.1109/MSPEC.2019.8784120 ↗
8. Veeraraghavan S, Fossum JG (1989) IEEE Trans Electron Devices 36:522–52810.1109/16.19963 ↗
9. Ferain I, Colinge CA, Colinge J-P (2011) Nature 479(7373):31010.1038/nature10676 ↗
10. Atamuratov AE, Abdikarimov AE, Khalilloev MM, Atamuratova ZA, Rahmanov R, Garcia Loureiro A, Yusupov A (2017) Nanosyst. Phys., Chem., Math. 8:71
11. Rezgui H, Nasri F, Nastasi G, Aissa MFB, Rahmouni S, Romano V, Belmabrouk H, Guizani AA (2020) Design optimization of nanoscale electrothermal transport in 10 nm SOI FinFET technology node. J Phys D Appl Phys 53:495103. https://doi.org/10.1088/1361-6463/abaf7c10.1088/1361-6463/abaf7c ↗
12. Belmabrouk H, Rezgui H, Nasri F, Aissa MFB, Guizani AA (2020) Interfacial heat transport across multilayer nanofilms in ballistic–diffusive regime. Eur Phys J Plus 135:10910.1140/epjp/s13360-020-00180-7 ↗
13. Atamuratov AE, Jabbarova BO, Khalilloev MM, Yusupov A (2021) The self-heating effect in junctionless fin field-effect transistors based on silicon-on-insulator structures with different channel shapes. Tech Phys Lett 47(7):542–54510.1134/S1063785021060055 ↗
14. Atamuratov AE, Jabbarova BO, Khalilloev MM, Yusupov A, Loureiro AG (2021) Self-heating effect in nanoscale SOI Junctionless FinFET with different geometries. Proc. 13th Spanish Conf. Electron Devices (CDE), 62–65. https://doi.org/10.1109/CDE49730.2021.945572810.1109/CDE49730.2021.9455728 ↗
15. Rathore S, Jaisawal RK, Kondekar PN, Bagga N (2023) Trap and self-heating effect based reliability analysis to reveal early aging effect in nanosheet FET. Solid-State Electron 200:108546. https://doi.org/10.1016/j.sse.2022.10854610.1016/j.sse.2022.108546 ↗
16. Rathore S, Jaisawal RK, Kondekar PN, Bagga N (2023) Investigation of analog/RF and linearity performance with self-heating effect in nanosheet FET. Microelectron J 139:105904. https://doi.org/10.1016/j.mejo.2023.10590410.1016/j.mejo.2023.105904 ↗
17. Rathore S, Jaisawal RK, Agnihotri SK, Gandhi N, Kondekar PN, Bagga N (2025) Systematic performance benchmarking of nanosheet and FinFET: an intrinsic self-heating perspective. Microelectron Reliab 165:115588. https://doi.org/10.1016/j.microrel.2025.11558810.1016/j.microrel.2025.115588 ↗
18. Loubet N, Hook T, Montanini P, Yeung CW, Kanakasabapathy S, Guillom M, Yamashita T, Zhang J, Miao X, Wang J et al (2017) Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. 2017 Symp. VLSI Technol., pp T230–T23110.23919/VLSIT.2017.7998183 ↗
19. Ando T (2012) Ultimate scaling of high-κ gate dielectrics: higher-κ or interfacial layer scavenging? Materials 5(12):478–500. https://doi.org/10.3390/ma503047810.3390/ma5030478 ↗
20. Ryu D, Kim M, Kim S, Choi Y, Yu J, Lee J-H, Park B-G (2020) Design and optimization of triple-k spacer structure in two-stack nanosheet FET from OFF-state leakage perspective. IEEE Trans Electron Devices 67(NO. 3, MARCH 2020):1317–132210.1109/TED.2020.2969445 ↗
21. Choi K, Jagannathan H, Choi C, Edge L, Ando T, Frank M, Wang M, Cartier E, Zafar S, Bruley J, Kerber A, Linder B, Callegari A, Yang Q, Brown S, Stathis J, Iacoponi J, Paruchuri V, Narayanan V (2009) Extremely scaled gate-first high-k/metal gate stack with EOT of 0.55 nm using novel interfacial layer scavenging techniques for 22 nm technology node and beyond. Digest of Technical Papers - Symposium on VLSI Technology, Honolulu, HI, USA, 16–18 June 2009, pp 138–139
22. Chun-Hu C, Chou K, Chin A (2013) Gate-first n-MOSFET with a sub-0.6-nm EOT gate stack. Microelectron Eng 109:35–38. https://doi.org/10.1016/j.mee.2013.03.08210.1016/j.mee.2013.03.082 ↗
23. Duan X (2022) Design and Optimization of Stacked Nanosheet FET and FinHBT for Ultra-Scaled SoC. UCLA Doctoral Dissertation. ProQuest ID: DUAN_ucla_0031D_21046
24. Holman JP (2010) Heat Transfer (10th ed.). New York, NY: McGraw‑Hill
25. Zhu W, Zheng G, Cao S, He Hu (2018) Thermal conductivity of amorphous SiO2 thin film: a molecular dynamics study. Sci Rep 8(1):10537. https://doi.org/10.1038/s41598-018-28925-610.1038/s41598-018-28925-6 ↗
26. Scott EA, Gaskins JT, King SW, Hopkins PE (2018) Thermal conductivity and thermal boundary resistance of atomic layer deposited high- k dielectric aluminum oxide, hafnium oxide, and titanium oxide thin films on silicon. APL Materials 6(5):058302-. https://doi.org/10.1063/1.502104410.1063/1.5021044 ↗
27. Song YS, Kim S, Kim JH, Kim G, Lee J-H, Choi WY (2023) Enhancement of thermal characteristics and on-current in GAA MOSFET by utilizing Al2O3-based dual-κ spacer structure. IEEE Trans Electron Devices 70(1):343–348. https://doi.org/10.1109/TED.2022.322332110.1109/TED.2022.3223321 ↗