journal article·2019-08-21Open access

Graphene–ferroelectric transistors as complementary synapses for supervised learning in spiking neural network

Yangyang Chen, Yue Zhou, Fuwei Zhuge, Bobo Tian, Mengge Yan, Yi Li, Yuhui He, Xiang Shui Miao

Abstract

Abstract The hardware design of supervised learning (SL) in spiking neural network (SNN) prefers 3-terminal memristive synapses, where the third terminal is used to impose supervise signals. In this work we address this demand by fabricating graphene transistor gated through organic ferroelectrics of polyvinylidene fluoride. Through gate tuning not only is the nonvolatile and continuous change of graphene channel conductance demonstrated, but also the transition between electron-dominated and hole-dominated transport. By exploiting the adjustable bipolar characteristic, the graphene–ferroelectric transistor can be electrically reconfigured as potentiative or depressive synapse and in this way complementary synapses are realized. The complementary synapse and neuron circuit is then constructed to execute remote supervise method (ReSuMe) of SNN, and quick convergence to successful learning is found through network-level simulation when applying to a SL task of classifying 3 × 3-pixel images. The presented design of graphene–ferroelectric transistor-based complementary synapses and quantitative simulation may indicate a potential approach to hardware implementation of SL in SNN.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Neuroscience and Neural Engineering

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (37)

Show source-provided references
1. Mead, C. Neuromorphic electronic systems. Proc. IEEE 78, 1629–1636 (1990).10.1109/5.58356 ↗
2. Jo, S. H. et al. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297–1301 (2010).10.1021/nl904092h ↗
3. Yu, S. et al. A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. Adv. Mater. 25, 1774–1779 (2013).10.1002/adma.201203680 ↗
4. Duygu, K., Shimeng, Y. & Wong, H. S. P. Synaptic electronics: materials, devices and applications. Nanotechnology 24, 382001 (2013).10.1088/0957-4484/24/38/382001 ↗
5. Yang, J. J., Strukov, D. B. & Stewart, D. R. Memristive devices for computing. Nat. Nanotechnol. 8, 13 (2012).10.1038/nnano.2012.240 ↗
6. Ambrogio, S. et al. Novel RRAM-enabled 1T1R synapse capable of low-power STDP via burst-mode communication and real-time unsupervised machine learning. In Proc. 2017 IEEE Symposium on VLSI Technology 1–2. https://doi.org/10.1109/VLSIT.2016.7573432 (2016).10.1109/VLSIT.2016.7573432 ↗
7. Kuzum, D., Jeyasingh, R. G. D., Lee, B. & Wong, H. S. P. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. Nano Lett. 12, 2179–2186 (2012).10.1021/nl201040y ↗
8. Suri, M. et al. Bio-inspired stochastic computing using binary CBRAM synapses. IEEE Trans. Electron Devices 60, 2402–2409 (2013).10.1109/TED.2013.2263000 ↗
9. Park, S. et al. RRAM-based synapse for neuromorphic system with pattern recognition function. In Proc. 2012 International Electron Devices Meeting. 10.12.11–10.12.14. https://doi.org/10.1109/IEDM.2012.6479016 (2012).10.1109/IEDM.2012.6479016 ↗
10. Wang, Z. et al. Fully memristive neural networks for pattern classification with unsupervised learning. Nat. Electron. 1, 137–145 (2018).10.1038/s41928-018-0023-2 ↗
11. Burr, G. W. et al. Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element. In Proc. 2017 IEEE International Electron Devices Meeting. 29.25.21–29.25.24. https://doi.org/10.1109/IEDM.2014.7047135 (2014).10.1109/IEDM.2014.7047135 ↗
12. Yao, P. et al. Face classification using electronic synapses. Nat. Commun. 8, 15199 (2017).10.1038/ncomms15199 ↗
13. Hu, M. et al. Memristor-based analog computation and neural network classification with a dot product engine. Adv. Mater. 30, 1705914 (2018).10.1002/adma.201705914 ↗
14. Kim, T., Kim, H., Kim, J. & Kim, J. Input voltage mapping optimized for resistive memory-based deep neural network hardware. IEEE Electron Device Lett. 38, 1228–1231 (2017).10.1109/LED.2017.2730959 ↗
15. Maass, W. Networks of spiking neurons: the third generation of neural network models. Neural Netw. 10, 1659–1671 (1997).10.1016/S0893-6080(97)00011-7 ↗
16. Nishitani, Y., Kaneko, Y., Ueda, M., Morie, T. & Fujii, E. Three-terminal ferroelectric synapse device with concurrent learning function for artificial neural networks. J. Appl. Phys. 111, 124108 (2012).10.1063/1.4729915 ↗
17. Nishitani, Y., Kaneko, Y. & Ueda, M. Supervised learning using spike-timing-dependent plasticity of memristive synapses. IEEE Trans. Neural Netw. Learn. Syst. 26, 2999–3008 (2015).10.1109/TNNLS.2015.2399491 ↗
18. Tian, B. et al. A robust artificial synapse based on organic ferroelectric olymer. Adv. Electron. Mater. 5, 1800600 (2019).10.1002/aelm.201800600 ↗
19. Yang, Y. et al. Multifunctional nanoionic devices enabling simultaneous heterosynaptic plasticity and efficient in-memory boolean logic. Adv. Electron. Mater. 3, 1700032 (2017).10.1002/aelm.201700032 ↗
20. Zheng, Y. et al. Gate-controlled nonvolatile graphene-ferroelectric memory. Appl. Phys. Lett. 94, 163505 (2009).10.1063/1.3119215 ↗
21. Zheng, Y. et al. Graphene field-effect transistors with ferroelectric gating. Phys. Rev. Lett. 105, 166602 (2010).10.1103/PhysRevLett.105.166602 ↗
22. Tian, H. et al. Graphene dynamic synapse with modulatable plasticity. Nano Lett. 15, 8013–8019 (2015).10.1021/acs.nanolett.5b03283 ↗
23. Tian, H. et al. A novel artificial synapse with dual modes using bilayer graphene as the bottom electrode. Nanoscale 9, 9275–9283 (2017).10.1039/C7NR03106H ↗
24. Gerstner, W., Kistler, W. M., Naud, R. & Paninski, L. Neuronal Dynamics: From Single Neurons to Networks and Models of Cognition (Cambridge University Press, 2014).10.1017/CBO9781107447615 ↗
25. Jerry, M. et al. Ferroelectric FET analog synapse for acceleration of deep neural network training. In Proc. 2017 IEEE International Electron Devices Meeting (IEDM). 6.2.1–6.2.4. https://doi.org/10.1109/IEDM.2017.8268338 (2017).10.1109/IEDM.2017.8268338 ↗
26. Yang, J. J. Memristor crossbar arrays for analog and neuromorphic computing. https://apps.dtic.mil/docs/citations/AD1061408 (2018).
27. Raghavan, S. et al. Long-term retention in organic ferroelectric-graphene memories. Appl. Phys. Lett. 100, 023507 (2012).10.1063/1.3676055 ↗
28. Yao, Y. et al. Reconfigurable artificial synapses between excitatory and inhibitory modes based on single-gate graphene transistors. Adv. Electron. Mater. 0, 1800887 (2019).10.1002/aelm.201800887 ↗
29. Boyn, S. et al. Learning through ferroelectric domain dynamics in solid-state synapses. Nat. Commun. 8, 14736 (2017).10.1038/ncomms14736 ↗
30. Ponulak, F. & Kasinski, A. J. Supervised learning in spiking neural networks with ReSuMe: sequence learning, classification, and spike shifting. Neural Comput. 22, 467–510 (2010).10.1162/neco.2009.11-08-901 ↗
31. Bohte, S. M., Kok, J. N. & La Poutré, H. Error-backpropagation in temporally encoded networks of spiking neurons. Neurocomputing 48, 17–37 (2002).10.1016/S0925-2312(01)00658-0 ↗
32. Mohemmed, A., Schliebs, S., Matsuda, S. & Kasabov, N. Span: spike pattern association neuron for learning spatio-temporal spike patterns. Int. J. Neural Syst. 22, 1250012 (2012).10.1142/S0129065712500128 ↗
33. Mohemmed, A., Schliebs, S., Matsuda, S. & Kasabov, N. Training spiking neural networks to associate spatio-temporal input–output spike patterns. Neurocomputing 107, 3–10 (2013).10.1016/j.neucom.2012.08.034 ↗
34. Agnihotri, P., Dhakras, P. & Lee, J. U. Bipolar junction transistors in two-dimensional WSe2 with large current and photocurrent gains. Nano Lett. 16, 4355–4360 (2016).10.1021/acs.nanolett.6b01444 ↗
35. Rasmussen, F. A. & Thygesen, K. S. Computational 2D materials database: electronic structure of transition-metal dichalcogenides and oxides. J. Phys. Chem. C. 119, 13169–13183 (2015).10.1021/acs.jpcc.5b02950 ↗
36. Chen, P. et al. Mitigating effects of non-ideal synaptic device characteristics for on-chip learning. In Proc. 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 194–199. https://doi.org/10.1109/ICCAD.2015.7372570 (2015).10.1109/ICCAD.2015.7372570 ↗
37. Chen, P., Peng, X. & Yu, S. NeuroSim+: an integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures. In Proc. 2017 IEEE International Electron Devices Meeting (IEDM) 6.1.1–6.1.4. https://doi.org/10.1109/IEDM.2017.8268337 (2017).10.1109/IEDM.2017.8268337 ↗