2D semiconductors for specific electronic applications: from device to system
Source abstract
Abstract
Abstract The shrinking of transistors has hit a wall of material degradation and the specialized electronic applications for complex scenarios have raised challenges in heterostructures integration. Intriguingly, two-dimensional (2D) materials have excellent performance even at monolayer. The rich band structures and the lattice-mismatch-free heterostructures can further develop specific mechanisms to meet the demands of various electronic systems. Here we review the progress of 2D semiconductors to develop specific electronic applications from devices to systems. Focusing on the ultra-thin high-performance nanosheets for transistor channels, we consider channel optimization, contact characteristics, dielectric integration. Then we examined 2D semiconductors for specific electronic functions including computing, memory and sense. Finally, we discuss the specific applications of functionalized arrays aiming at problems that are difficult to solve with bulk materials, like the fusion of memory and computation and the all-in-one system.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: 2D Materials and Applications · MXene and MAX Phase Materials · Graphene research and applications
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (100+)
Show source-provided references
1. LeCun, Y., Bengio, Y. & Hinton, G. Deep learning. Nature 521, 436–444 (2015).10.1038/nature14539 ↗
2. Zhang, W. et al. Neuro-inspired computing chips. Nat. Electron. 3, 371–382 (2020).10.1038/s41928-020-0435-7 ↗
3. Yoo, H. J. 1.2 Intelligence on silicon: From deep-neural-network accelerators to brain mimicking AI-SoCs. In Proc. 2019 IEEE International Solid-State Circuits Conference - (ISSCC), 20–26 (IEEE, 2019).10.1109/ISSCC.2019.8662469 ↗
4. Jacob, A. P. et al. Scaling challenges for advanced CMOS devices. Int. J. High. Speed Electron. Syst. 26, 1740001 (2017).10.1142/S0129156417400018 ↗
5. Luisier, M., Lundstrom, M., Antoniadis, D. A. & Bokor, J. Ultimate device scaling: Intrinsic performance comparisons of carbon-based, InGaAs, and Si field-effect transistors for 5 nm gate length. In Proc. 2011 International Electron Devices Meeting, 11.12.11–11.12.14 (IEEE, 2011).10.1109/IEDM.2011.6131531 ↗
6. Zhou, F. & Chai, Y. Near-sensor and in-sensor computing. Nat. Electron. 3, 664–671 (2020).10.1038/s41928-020-00501-9 ↗
7. Shulaker, M. M. et al. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547, 74–78 (2017).10.1038/nature22994 ↗
8. Radway, R. M. et al. The future of hardware technologies for computing: N3XT 3D MOSAIC, illusion scaleup, co-design. In Proc. 2021 IEEE International Electron Devices Meeting (IEDM), 25.24.21–25.24.24 (IEEE, 2021).10.1109/IEDM19574.2021.9720647 ↗
9. Chaves, A. et al. Bandgap engineering of two-dimensional semiconductor materials. npj 2D Mater. Appl. 4, 29 (Springer Nature, 2020).10.1038/s41699-020-00162-4 ↗
10. Novoselov, K. S., Mishchenko, A., Carvalho, A. & Castro Neto, A. H. 2D materials and van der Waals heterostructures. Science 353, aac9439 (2016).10.1126/science.aac9439 ↗
11. Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. Nature 573, 507–518 (2019).10.1038/s41586-019-1573-9 ↗
12. Liu, Y. et al. Promises and prospects of two-dimensional transistors. Nature 591, 43–53 (2021).10.1038/s41586-021-03339-z ↗
13. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS2 transistors. Nat. Nanotechnol. 6, 147–150 (2011).10.1038/nnano.2010.279 ↗
14. Liu, Y., Huang, Y. & Duan, X. Van der Waals integration before and beyond two-dimensional materials. Nature 567, 323–333 (2019).10.1038/s41586-019-1013-x ↗
15. Liu, L. et al. Ultrafast non-volatile flash memory based on van der Waals heterostructures. Nat. Nanotechnol. 16, 874–881 (2021).10.1038/s41565-021-00921-4 ↗
16. Wu, L. et al. Atomically sharp interface enabled ultrahigh-speed non-volatile memory devices. Nat. Nanotechnol. 16, 882–887 (2021).10.1038/s41565-021-00904-5 ↗
17. Pan, C. et al. Reconfigurable logic and neuromorphic circuits based on electrically tunable two-dimensional homojunctions. Nat. Electron. 3, 383–390 (2020).10.1038/s41928-020-0433-9 ↗
18. Wu, P., Reis, D., Hu, X. S. & Appenzeller, J. Two-dimensional transistors with reconfigurable polarities for secure circuits. Nat. Electron. 4, 45–53 (2020).10.1038/s41928-020-00511-7 ↗
19. Migliato Marega, G. et al. Logic-in-memory based on an atomically thin semiconductor. Nature 587, 72–77 (2020).10.1038/s41586-020-2861-0 ↗
20. Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545–557 (2020).10.1038/s41565-020-0724-3 ↗
21. Hu, Z. et al. Two-dimensional transition metal dichalcogenides: Interface and defect engineering. Chem. Soc. Rev. 47, 3100–3128 (2018).10.1039/C8CS00024G ↗
22. Manzeli, S., Ovchinnikov, D., Pasquier, D., Yazyev, O. V. & Kis, A. 2D transition metal dichalcogenides. Nat. Rev. Mater. 2, 17033 (2017).10.1038/natrevmats.2017.33 ↗
23. Rehman, M. M. et al. Decade of 2D-materials-based RRAM devices: A review. Sci. Technol. Adv. Mater. 21, 147–186 (2020).10.1080/14686996.2020.1730236 ↗
24. Poljak, M., Jovanovic, V., Grgec, D. & Suligoj, T. Assessment of electron mobility in ultrathin-body InGaAs-on-insulator MOSFETs using physics-based modeling. IEEE Trans. Electron Devices 59, 1636–1643 (2012).10.1109/TED.2012.2189217 ↗
25. Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors. Nat. Rev. Mater. 1, 16052 (2016).10.1038/natrevmats.2016.52 ↗
26. Li, L. et al. Black phosphorus field-effect transistors. Nat. Nanotechnol. 9, 372–377 (2014).10.1038/nnano.2014.35 ↗
27. Liu, H. et al. Phosphorene: An unexplored 2D semiconductor with a high hole mobility. ACS Nano 8, 4033–4041 (2014).10.1021/nn501226z ↗
28. Mounet, N. et al. Two-dimensional materials from high-throughput computational exfoliation of experimentally known compounds. Nat. Nanotechnol. 13, 246–252 (2018).10.1038/s41565-017-0035-5 ↗
29. Hu, W. et al. Ambipolar 2D semiconductors and emerging device applications. Small Methods 5, e2000837 (2021).10.1002/smtd.202000837 ↗
30. Zhao, W. et al. Evolution of electronic structure in atomically thin sheets of WS2 and WSe2. ACS Nano 7, 791–797 (2013).10.1021/nn305275h ↗
31. Liu, H., Neal, A. T. & Ye, P. D. Channel length scaling of MoS2 MOSFETs. ACS Nano 6, 8563–8569 (2012).10.1021/nn303513c ↗
32. Zhang, F. & Appenzeller, J. Tunability of short-channel effects in MoS2 field-effect devices. Nano Lett. 15, 301–306 (2015).10.1021/nl503586v ↗
33. Desai Sujay, B. et al. MoS2 transistors with 1-nanometer gate lengths. Science 354, 99–102 (2016).10.1126/science.aah4698 ↗
34. Xie, L. et al. Graphene-contacted ultrashort channel monolayer MoS2 transistors. Adv. Mater. 29, 1702522 (2017).10.1002/adma.201702522 ↗
35. Auth, C. et al. A 10 nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects. In Proc. 2017 IEEE International Electron Devices Meeting (IEDM), 29.21.21–29.21.24 (IEEE, 2017).10.1109/IEDM.2017.8268472 ↗
36. Shen, P. C. et al. Ultralow contact resistance between semimetal and monolayer semiconductors. Nature 593, 211–217 (2021).10.1038/s41586-021-03472-9 ↗
37. Arutchelvan, G. et al. Impact of device scaling on the electrical properties of MoS2 field-effect transistors. Sci. Rep. 11, 6610 (2021).10.1038/s41598-021-85968-y ↗
38. Chen, M. C. et al. TMD FinFET with 4 nm thin body and back gate control for future low power technology. In Proc. 2015 IEEE International Electron Devices Meeting (IEDM), 32.32.31–32.32.34 (IEEE, 2015).10.1109/IEDM.2015.7409813 ↗
39. Huang, X. et al. Ultrathin multibridge channel transistor enabled by van der Waals assembly. Adv. Mater. 33, e2102201 (2021).10.1002/adma.202102201 ↗
40. Bae, G. et al. 3 nm GAA Technology featuring multi-bridge-channel FET for low power and high performance applications. In Proc. 2018 IEEE International Electron Devices Meeting (IEDM), 28.27.21–28.27.24 (IEEE, 2018).10.1109/IEDM.2018.8614629 ↗
41. Xiong, X. et al. Demonstration of vertically-stacked CVD monolayer channels: MoS2 nanosheets GAA-FET with Ion > 700 µA/µm and MoS2/WSe2 CFET. In Proc. 2021 IEEE International Electron Devices Meeting (IEDM), 7.5.1–7.5.4 (IEEE, 2021).10.1109/IEDM19574.2021.9720533 ↗
42. Su, S.-K. et al. Layered semiconducting 2D materials for future transistor applications. Small Struct. 2, 2000103 (2021).10.1002/sstr.202000103 ↗
43. Lundstrom, M. Fundamentals of Nanotransistors Vol. 6 (World Scientific, 2013).10.1142/9018 ↗
44. Hiblot, G., Rafhay, Q., Boeuf, F. & Ghibaudo, G. Analytical relationship between subthreshold swing of thermionic and tunnelling currents. Electron. Lett. 50, 1745–1747 (2014).10.1049/el.2014.3206 ↗
45. Jin, Z., Li, X., Mullen, J. T. & Kim, K. W. Intrinsic transport properties of electrons and holes in monolayer transition-metal dichalcogenides. Phys. Rev. B 90, 045422 (2014).10.1103/PhysRevB.90.045422 ↗
46. Ling, X., Wang, H., Huang, S., Xia, F. & Dresselhaus, M. S. The renaissance of black phosphorus. Proc. Natl Acad. Sci. USA 112, 4523–4530 (2015).10.1073/pnas.1416581112 ↗
47. Kaasbjerg, K., Thygesen, K. S. & Jacobsen, K. W. Phonon-limited mobility inn-type single-layer MoS2 from first principles. Phys. Rev. B 85, 115317 (2012).10.1103/PhysRevB.85.115317 ↗
48. Ma, N. & Jena, D. Charge scattering and mobility in atomically thin semiconductors. Phys. Rev. X 4, 011043 (2014).
49. Schmidt, H. et al. Transport properties of monolayer MoS2 grown by chemical vapor deposition. Nano Lett. 14, 1909–1913 (2014).10.1021/nl4046922 ↗
50. Cui, X. et al. Multi-terminal transport measurements of MoS2 using a van der Waals heterostructure device platform. Nat. Nanotechnol. 10, 534–540 (2015).10.1038/nnano.2015.70 ↗
51. Razavieh, A., Zeitzoff, P. & Nowak, E. J. Challenges and limitations of CMOS scaling for FinFET and beyond architectures. IEEE Trans. Nanotechnol. 18, 999–1004 (2019).10.1109/TNANO.2019.2942456 ↗
52. Allain, A., Kang, J., Banerjee, K. & Kis, A. Electrical contacts to two-dimensional semiconductors. Nat. Mater. 14, 1195–1205 (2015).10.1038/nmat4452 ↗
53. Schulman, D. S., Arnold, A. J. & Das, S. Contact engineering for 2D materials and devices. Chem. Soc. Rev. 47, 3037–3058 (2018).10.1039/C7CS00828G ↗
54. Wang, Y. & Chhowalla, M. Making clean electrical contacts on 2D transition metal dichalcogenides. Nat. Rev. Phys. 4, 101–112 (2021).10.1038/s42254-021-00389-0 ↗
55. Tung, R. T. The physics and chemistry of the Schottky barrier height. Appl. Phys. Rev. 1, 011304 (2014).10.1063/1.4858400 ↗
56. Sotthewes, K. et al. Universal Fermi-level pinning in transition-metal dichalcogenides. J. Phys. Chem. C 123, 5411–5420 (2019).10.1021/acs.jpcc.8b10971 ↗
57. Gong, C. et al. Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors. Appl. Phys. Lett. 103, 053513 (2013).10.1063/1.4817409 ↗
58. Feng, Q., Yan, F., Luo, W. & Wang, K. Charge trap memory based on few-layer black phosphorus. Nanoscale 8, 2686–2692 (2016).10.1039/C5NR08065G ↗
59. Kim, C. et al. Fermi level pinning at electrical metal contacts of monolayer molybdenum dichalcogenides. ACS Nano 11, 1588–1596 (2017).10.1021/acsnano.6b07159 ↗
60. Morkoç, H. et al. Large‐band‐gap SiC, III–V nitride, and II–VI ZnSe‐based semiconductor device technologies. J. Appl. Phys. 76, 1363–1398 (1994).10.1063/1.358463 ↗
61. Rai, A. et al. Progress in contact, doping and mobility engineering of MoS2: An atomically thin 2D semiconductor. Crystals 8, 316 (2018).10.3390/cryst8080316 ↗
62. Jaiswal, H. N. et al. Diode-like selective enhancement of carrier transport through metal-semiconductor interface decorated by monolayer boron nitride. Adv. Mater. 32, e2002716 (2020).10.1002/adma.202002716 ↗
63. Wang, J. et al. High mobility MoS2 transistor with low Schottky barrier contact by using atomic thick h-BN as a tunneling layer. Adv. Mater. 28, 8302–8308 (2016).10.1002/adma.201602757 ↗
64. Liu, Y. et al. Approaching the Schottky–Mott limit in van der Waals metal-semiconductor junctions. Nature 557, 696–700 (2018).10.1038/s41586-018-0129-8 ↗
65. Wang, Y. et al. Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors. Nature 568, 70–74 (2019).10.1038/s41586-019-1052-3 ↗
66. Brien, K. P. O. et al. Advancing 2D monolayer CMOS through contact, channel and interface engineering. In Proc. 2021 IEEE International Electron Devices Meeting (IEDM), 7.1.1–7.1.4 (IEEE, 2021).10.1109/IEDM19574.2021.9720651 ↗
67. Chou, A. S. et al. Antimony semimetal contact with enhanced thermal stability for high performance 2D electronics. In Proc. 2021 IEEE International Electron Devices Meeting (IEDM), 7.2.1–7.2.4 (IEEE, 2021).10.1109/IEDM19574.2021.9720608 ↗
68. Szabó, Á., Jain, A., Parzefall, M., Novotny, L. & Luisier, M. Electron transport through Metal/MoS2 interfaces: Edge- or area-dependent process? Nano Lett. 19, 3641–3647 (2019).10.1021/acs.nanolett.9b00678 ↗
69. Cheng, Z. et al. Immunity to contact scaling in MoS2 transistors using in situ edge contacts. Nano Lett. 19, 5077–5085 (2019).10.1021/acs.nanolett.9b01355 ↗
70. McDonnell, S. et al. HfO2 on MoS2 by atomic layer deposition: Adsorption mechanisms and thickness scalability. ACS Nano 7, 10354–10361 (2013).10.1021/nn404775u ↗
71. Knobloch, T. et al. The performance limits of hexagonal boron nitride as an insulator for scaled CMOS devices based on two-dimensional materials. Nat. Electron. 4, 98–108 (2021).10.1038/s41928-020-00529-x ↗
72. Zou, X. et al. Interface engineering for high-performance top-gated MoS2 field-effect transistors. Adv. Mater. 26, 6255–6261 (2014).10.1002/adma.201402008 ↗
73. Li, W. et al. Uniform and ultrathin high-κ gate dielectrics for two-dimensional electronic devices. Nat. Electron. 2, 563–571 (2019).10.1038/s41928-019-0334-y ↗
74. Yu, Z. et al. Reliability of ultrathin high-κ dielectrics on chemical-vapor deposited 2D semiconductors. In Proc. 2020 IEEE International Electron Devices Meeting (IEDM), 3.2.1–3.3.4 (IEEE, 2020).10.1109/IEDM13553.2020.9371917 ↗
75. Li, T. et al. A native oxide high-κ gate dielectric for two-dimensional electronics. Nat. Electron. 3, 473–478 (2020).10.1038/s41928-020-0444-6 ↗
76. Zou, X. et al. Damage-free mica/MoS2 interface for high-performance multilayer MoS2 field-effect transistors. Nanotechnology 30, 345204 (2019).10.1088/1361-6528/ab1ff3 ↗
77. Vexler, M. I. et al. Electrical characterization and modeling of the Au/CaF2/nSi(111) structures with high-quality tunnel-thin fluoride layer. J. Appl. Phys. 105, 083716 (2009).10.1063/1.3110066 ↗
78. Sarkar, D. et al. A subthermionic tunnel field-effect transistor with an atomically thin channel. Nature 526, 91–95 (2015).10.1038/nature15387 ↗
79. Si, M. et al. Steep-slope hysteresis-free negative capacitance MoS2 transistors. Nat. Nanotechnol. 13, 24–28 (2018).10.1038/s41565-017-0010-1 ↗
80. Yu, Z. et al. Negative capacitance 2D MoS2 transistors with sub-60 mV/dec subthreshold swing over 6 orders, 250 μA/μm current density, and nearly-hysteresis-free. In Proc. 2017 IEEE International Electron Devices Meeting (IEDM), 23.26.21–23.26.24 (IEEE, 2017).10.1109/IEDM.2017.8268448 ↗
81. Khan, A. I., Yeung, C. W., Chenming, H. & Salahuddin, S. Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation. In Proc. 2011 International Electron Devices Meeting, 11.13.11–11.13.14 (IEEE, 2011).10.1109/IEDM.2011.6131532 ↗
82. Qiu, C. et al. Dirac-source field-effect transistors as energy-efficient, high-performance electronic switches. Science 361, 387–392 (2018).10.1126/science.aap9195 ↗
83. Tang, Z. et al. A steep-slope MoS2/graphene Dirac-source field-effect transistor with a large drive current. Nano Lett. 21, 1758–1764 (2021).10.1021/acs.nanolett.0c04657 ↗
84. Liu, C. et al. Small footprint transistor architecture for photoswitching logic and in situ memory. Nat. Nanotechnol. 14, 662–667 (2019).10.1038/s41565-019-0462-6 ↗
85. Chen, H. et al. Logic gates based on neuristors made from two-dimensional materials. Nat. Electron. 4, 399–404 (2021).10.1038/s41928-021-00591-z ↗
86. Resta, G. V. et al. Doping-free complementary logic gates enabled by two-dimensional polarity-controllable transistors. ACS Nano 12, 7039–7047 (2018).10.1021/acsnano.8b02739 ↗
87. Lee, S.-J. et al. Programmable devices based on reversible solid-state doping of two-dimensional semiconductors with superionic silver iodide. Nat. Electron. 3, 630–637 (2020).10.1038/s41928-020-00472-x ↗
88. Shim, J. et al. Light-triggered ternary device and inverter based on heterojunction of van der Waals materials. ACS Nano 11, 6319–6327 (2017).10.1021/acsnano.7b02635 ↗
89. Shim, J. et al. Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic. Nat. Commun. 7, 13413 (2016).10.1038/ncomms13413 ↗
90. Choi, W. et al. Dynamic oscillation via negative differential resistance in type III junction organic/two‐dimensional and oxide/two‐dimensional transition metal dichalcogenide diodes. Adv. Funct. Mater. 31, 2009436 (2020).10.1002/adfm.202009436 ↗
91. Park, S. et al. Quaternary NAND logic and complementary ternary inverter with p‐MoTe2/n‐MoS2 heterostack channel transistors. Adv. Funct. Mater. 32, 2108737 (2021).10.1002/adfm.202108737 ↗
92. Huang, M. et al. Multifunctional high-performance van der Waals heterostructures. Nat. Nanotechnol. 12, 1148–1154 (2017).10.1038/nnano.2017.208 ↗
93. Kim, J. et al. Area-selective chemical doping on solution-processed MoS2 thin-film for multi-valued logic gates. Nano Lett. 22, 570–577 (2022).10.1021/acs.nanolett.1c02947 ↗
94. Bertolazzi, S., Krasnozhon, D. & Kis, A. Nonvolatile memory cells based on MoS2/graphene heterostructures. ACS Nano 7, 3246–3252 (2013).10.1021/nn3059136 ↗
95. Vu, Q. A. et al. Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio. Nat. Commun. 7, 12725 (2016).10.1038/ncomms12725 ↗
96. Zhang, E. et al. Tunable charge-trap memory based on few-layer MoS2. ACS Nano 9, 612–619 (2015).10.1021/nn5059419 ↗
97. Wen, J. et al. Direct charge trapping multilevel memory with graphdiyne/MoS2 van der Waals heterostructure. Adv. Sci. 8, e2101417 (2021).10.1002/advs.202101417 ↗
98. Luo, Z. D., Yang, M. M., Liu, Y. & Alexe, M. Emerging opportunities for 2D semiconductor/ferroelectric transistor-structure devices. Adv. Mater. 33, e2005620 (2021).10.1002/adma.202005620 ↗
99. Gao, J. et al. Multifunctional MoTe2 Fe‐FET enabled by ferroelectric polarization‐assisted charge trapping. Adv. Funct. Mater. 32, 2110415 (2022).10.1002/adfm.202110415 ↗
100. Wang, X. et al. Ferroelectric FET for nonvolatile memory application with two-dimensional MoSe2 channels. 2D Mater. 4, 025036 (2017).10.1088/2053-1583/aa5c17 ↗