Multi-functional polymorphic memory based on 2D ferroelectric tunnel junctions
Source abstract
Abstract
In modern data-intensive applications, the segmentation of memory and processors leads to reduced throughput, lower energy efficiency, and increased latency. Functional memory systems address this by enabling operations beyond basic read-write tasks within memory arrays, as in in-memory computing (IMC). Non-volatile memories further enhance efficiency by storing data without static power loss. Of particular interest are 2D ferroelectric tunnel junctions (FTJs), such as those based on MoS 2 , due to their compact size, high ON–OFF ratios, and CMOS compatibility. In this work, we propose a novel memory design using MoS 2 -based FTJs that reliably store data via ferroelectric polarization and support multiple in-memory functions. These include Boolean logic, batch reads, variation-robust self-referencing reads, and reconfigurable content-addressable memory functionality through peripheral circuit changes. We validate these polymorphic behaviors through measured characteristics of fabricated 2D MoS 2 -FTJs and simulations using the GlobalFoundries’ 22 nm silicon-on-insulator technology node.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (56)
Show source-provided references
1. Wulf, W. A. & McKee, S. A. Hitting the memory wall: Implications of the obvious. ACM SIGARCH Comput. Architect. News 23, 20–24 (1995).10.1145/216585.216588 ↗
2. Cho, K. et al. Sram write-and performance-assist cells for reducing interconnect resistance effects increased with technology scaling. IEEE J. Solid-State Circuits 57, 1039–1048 (2022).10.1109/JSSC.2021.3138785 ↗
3. Oldiges, P. et al. Chip power-frequency scaling in 10/7nm node. IEEE Access 8, 154329–154337 (2020).10.1109/ACCESS.2020.3017756 ↗
4. Sebastian, A. et al. Memory devices and applications for in-memory computing. Nat. Nanotechnol. 15, 529–544 (2020).10.1038/s41565-020-0655-z ↗
5. Verma, N. et al. In-memory computing: advances and prospects. IEEE Solid-State Circuits Mag. 11, 43–55 (2019).10.1109/MSSC.2019.2922889 ↗
6. Agrawal, A., Jaiswal, A., Lee, C. & Roy, K. X-sram: enabling in-memory boolean computations in CMOS static random access memories. IEEE Trans. Circuits Syst. I 65, 4219–4232 (2018).
7. Agrawal, A. et al. Xcel-ram: accelerating binary neural networks in high-throughput SRAM compute arrays. IEEE Trans. Circuits Syst. I 66, 3064–3076 (2019).
8. Pedretti, G. & Ielmini, D. In-memory computing with resistive memory circuits: status and outlook. Electronics 10, 1063 (2021).10.3390/electronics10091063 ↗
9. Pan, J. et al. Recent progress of non-volatile memory devices based on two-dimensional materials. Chips 3, 271–295 (2024).10.3390/chips3040014 ↗
10. Wang, S. et al. Two-dimensional ferroelectric channel transistors integrating ultra-fast memory and neural computing. Nat. Commun. 12, 53 (2021).10.1038/s41467-020-20257-2 ↗
11. Lone, A. H. et al. Multilayer ferromagnetic spintronic devices for neuromorphic computing applications. Nanoscale 16, 12431–12444 (2024).10.1039/D4NR01003E ↗
12. Chen, B. et al. Spintronic devices for high-density memory and neuromorphic computing—a review. Mater. Today 70, 193–217 (2023).10.1016/j.mattod.2023.10.004 ↗
13. Kaiser, Md Abdullah-Al. et al. Voltage controlled magnetic tunnel junction based ADC less processing-in-pixel forextreme edge intelligence. npj Unconv. Comput. 2, 14 (2025).10.1038/s44335-025-00029-1 ↗
14. Zhang, Y., Zheng, Q., Zhu, X., Yuan, Z. & Xia, K. Spintronic devices for neuromorphic computing. Sci. China 63, 128–130 (2020).10.1007/s11431-018-9454-0 ↗
15. Apalkov, D., Dieny, B. & Slaughter, J. M. Magnetoresistive random access memory. Proc. IEEE 104, 1796–1830 (2016).10.1109/JPROC.2016.2590142 ↗
16. Cai, H., Bian, Z., Fan, Z., Liu, B. & Naviner, L. Commodity bit-cell sponsored mram interaction design for binary neural network. IEEE Trans. Electron Devices 69, 1721–1726 (2021).10.1109/TED.2021.3134588 ↗
17. Pham, T.-N., Trinh, Q.-K., Chang, I.-J. & Alioto, M. Stt-bnn: a novel STT-MRAM in-memory computing macro for binary neural networks. IEEE J. Emerg. Sel. Top. Circuits Syst. 12, 569–579 (2022).10.1109/JETCAS.2022.3169759 ↗
18. Slesazeck, S. & Mikolajick, T. Nanoscale resistive switching memory devices: a review. Nanotechnology 30, 352003 (2019).10.1088/1361-6528/ab2084 ↗
19. Lanza, M. et al. Recommended methods to study resistive switching devices. Adv. Electron. Mater. 5, 1800143 (2019).10.1002/aelm.201800143 ↗
20. Ielmini, D. & Wong, H.-S. P. In-memory computing with resistive switching devices. Nat. Electron. 1, 333–343 (2018).10.1038/s41928-018-0092-2 ↗
21. Zink, B. R., Madhavan, A., Borders, W. A. & McClelland, J. Exploration of the viability of tin/tiox reram in computational random-access memory (cram). In 2024 IEEE International Conference on Rebooting Computing (ICRC), 1–9 (2024).10.1109/ICRC64395.2024.10937018 ↗
22. Zanotti, T. et al. Reliability of logic-in-memory circuits in resistive memory arrays. IEEE Trans. Electron Devices 67, 4611–4615 (2020).10.1109/TED.2020.3025271 ↗
23. Pries, J., Stenz, C., Wei, S., Wuttig, M. & Lucas, P. Structural relaxation of amorphous phase change materials at room temperature. J. Appl. Phys. 135, 135101 (2024).10.1063/5.0198312 ↗
24. Le Gallo, M. et al. Mixed-precision in-memory computing. Nat. Electron. 1, 246–253 (2018).10.1038/s41928-018-0054-8 ↗
25. Aflalo, N., Yalon, E. & Kvatinsky, S. Bitwise logic using phase change memory devices based on the pinatubo architecture. In 2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID), 583–586 (IEEE, 2024).10.1109/VLSID60093.2024.00103 ↗
26. Hoffer, B. et al. Stateful logic using phase change memory. IEEE J. Explor. Solid-State Comput. Devices Circuits 8, 77–83 (2022).10.1109/JXCDC.2022.3219731 ↗
27. Yang, Y. et al. Large switchable photoconduction within 2d potential well of a layered ferroelectric heterostructure. Adv. Mater. 32, 2003033 (2020).10.1002/adma.202003033 ↗
28. Saha, A. K., Si, M., Ye, P. D. & Gupta, S. K. α-In2Se3 based ferroelectric-semiconductor metal junction for non-volatile memories. Appl. Phys. Lett. 117, 183504 (2020).10.1063/5.0021395 ↗
29. Xue, F. et al. Giant ferroelectric resistance switching controlled by a modulatory terminal for low-power neuromorphic in-memory computing. Adv. Mater. 33, 2008709 (2021).10.1002/adma.202008709 ↗
30. Chen, L., Pam, M. E., Li, S. & Ang, K.-W. Ferroelectric memory based on two-dimensional materials for neuromorphic computing. Neuromorphic Comput. Eng. 2, 022001 (2022).10.1088/2634-4386/ac57cb ↗
31. Zhang, H., Li, D., He, F. & Chen, X. Development of an indirect thrust stand based on a cantilever beam. AIP Adv 11, 035006 (2021).10.1063/5.0041530 ↗
32. Park, M. H. et al. Ferroelectricity and antiferroelectricity of doped thin HfO2-based films. Adv. Mater. 27, 1811–1831 (2015).10.1002/adma.201404531 ↗
33. Berdan, R. et al. Low-power linear computation using nonlinear ferroelectric tunnel junction memristors. Nat. Electron. 3, 259–266 (2020).10.1038/s41928-020-0405-0 ↗
34. Ma, C. et al. Sub-nanosecond memristor based on ferroelectric tunnel junction. Nat. Commun. 11, 1439 (2020).10.1038/s41467-020-15249-1 ↗
35. Jia, Y. et al. Giant tunnelling electroresistance in atomic-scale ferroelectric tunnel junctions. Nat. Commun. 15, 693 (2024).10.1038/s41467-024-44927-7 ↗
36. Joo, Y., Hwang, E., Hong, H., Cho, S. & Yang, H. Memory and synaptic devices based on emerging 2d ferroelectricity. Adv. Electron. Mater. 9, 2300211 (2023).10.1002/aelm.202300211 ↗
37. Sun, H. et al. Bifeo3-based flexible ferroelectric memristors for neuromorphic pattern recognition. ACS Appl. Electron. Mater. 2, 1081–1089 (2020).10.1021/acsaelm.0c00094 ↗
38. Yang, Y. et al. Atomic-scale fatigue mechanism of ferroelectric tunnel junctions. Sci. Adv. 7, eabh2716 (2021).10.1126/sciadv.abh2716 ↗
39. Guo, R. et al. Functional ferroelectric tunnel junctions on silicon. Sci. Rep. 5, 12576 (2015).10.1038/srep12576 ↗
40. Garcia, V. & Bibes, M. Ferroelectric tunnel junctions for information storage and processing. Nat. Commun. 5, 4289 (2014).10.1038/ncomms5289 ↗
41. Li, L. & Wu, M. Binary compound bilayer and multilayer with vertical polarizations: two-dimensional ferroelectrics, multiferroics, and nanogenerators. ACS Nano 11, 6382–6388 (2017).10.1021/acsnano.7b02756 ↗
42. Bennett, D. Theory of polar domains in Moiré heterostructures. Phys. Rev. B 105, 235445 (2022).10.1103/PhysRevB.105.235445 ↗
43. Gao, Y. et al. Tunnel junctions based on interfacial two dimensional ferroelectrics. Nat. Commun. 15, 4449 (2024).10.1038/s41467-024-48634-1 ↗
44. Yang, D. et al. Spontaneous-polarization-induced photovoltaic effect in rhombohedrally stacked MOS2. Nat. Photonics 16, 469–474 (2022).10.1038/s41566-022-01008-9 ↗
45. Wu, M. & Li, J. Sliding ferroelectricity in 2d van der Waals materials: related physics and future opportunities. Proc. Natl Acad. Sci. USA 118, e2115703118 (2021).10.1073/pnas.2115703118 ↗
46. Stern, M. et al. Interfacial ferroelectricity by van der Waals sliding. Science 372, 1462–1466 (2021).10.1126/science.abe8177 ↗
47. Bian, R. et al. Developing fatigue-resistant ferroelectrics using interlayer sliding switching. Science 385, 57–62 (2024).10.1126/science.ado1744 ↗
48. Wu, J. et al. Ultrafast response of spontaneous photovoltaic effect in 3R-MOS2–based heterostructures. Sci. Adv. 8, eade3759 (2022).10.1126/sciadv.ade3759 ↗
49. Li, X. et al. Sliding ferroelectric memories and synapses based on rhombohedral-stacked bilayer MOS2. Nat. Commun. 15, 10921 (2024).10.1038/s41467-024-55333-4 ↗
50. Shen, Y. et al. The trend of 2d transistors toward integrated circuits: scaling down and new mechanisms. Adv. Mater. 34, 2201916 (2022).10.1002/adma.202201916 ↗
51. Yang, D. et al. Non-volatile electrical polarization switching via domain wall release in 3R-MOS2 bilayer. Nat. Commun. 15, 1389 (2024).10.1038/s41467-024-45709-x ↗
52. Cao, Y., Xiao, J., Qiao, H., Zhang, W. & Li, Y. Ferroelectric tunnel junction based on Zr0.75Hf0.25O2/Al2O3 composite barrier. Appl. Phys. Lett. 126, 062904 (2025).10.1063/5.0250527 ↗
53. Luo, Z. et al. High-precision and linear weight updates by subnanosecond pulses in ferroelectric tunnel junction for neuro-inspired computing. Nat. Commun. 13, 699 (2022).10.1038/s41467-022-28303-x ↗
54. Ma, Y. et al. High-performance van der Waals antiferroelectric CuCrP2S6-based memristors. Nat. Commun. 14, 7891 (2023).10.1038/s41467-023-43628-x ↗
55. Si, M. et al. Asymmetric metal/α-In2Se3/Si crossbar ferroelectric semiconductor junction. ACS Nano 15, 5689–5695 (2021).10.1021/acsnano.1c00968 ↗
56. Li, Y. et al. Nonvolatile memory device based on the ferroelectric metal/ferroelectric semiconductor junction. Nano Lett. 25, 1680–1688 (2025).10.1021/acs.nanolett.4c05887 ↗