DataVXnpj 2D Materials and ApplicationsPaper
journal article·2020-04-30Open access

WSe2/SnSe2 vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe2 flake

Nicolò Oliva, Jonathan Backman, Luca Capua, Matteo Cavalieri, Mathieu Luisier, Adrian M. Ionescu

npj 2D Materials and Applications· Volume 4· Issue 1
Publisher pageOpen full text
Source abstract

Abstract

Abstract Two-dimensional/two-dimensional (2D/2D) heterojunctions form one of the most versatile technological solutions for building tunneling field effect transistors because of the sharp and potentially clean interfaces resulting from van der Waals assembly. Several evidences of room temperature band-to-band tunneling (BTBT) have been recently reported, but only few tunneling devices have been proven to break the Boltzmann limit of the minimum subthreshold slope, 60 mV per decade at 300 K. Here, we report the fabrication and characterization of a vertical p-type Tunnel FET (TFET) co-integrated on the same flake with a p-type MOSFET in a WSe2/SnSe2 material system platform. Due to the selected beneficial band alignment and to a van der Waals device architecture having an excellent heterostructure 2D–2D interface, the reported tunneling devices have a sub-thermionic point swing, reaching a value of 35 mV per decade, while maintaining excellent ON/OFF current ratio in excess of 105 at VDS = 500 mV. The TFET characteristics are directly compared with the ones of a WSe2 MOSFET realized on the very same flake used in the heterojunction. The tunneling device clearly outperforms the 2D MOSFET in the subthreshold region, crossing its characteristic over several orders of magnitude of the output current and providing better digital and analog figures of merit.
Source: crossref · Quality: baseline

Research context

Electronic materials

OpenAlex topics: 2D Materials and Applications · Nanowire Synthesis and Applications · Graphene research and applications

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

References (51)

Show source-provided references
1. Moore, G. M. Moore’s Law, Electronics. Electronics 38, 114 (1965).
2. Meindl, J. D. Beyond Moore’s law: The interconnect era. Comput. Sci. Eng. 5, 20–24 (2003).10.1109/MCISE.2003.1166548 ↗
3. Yeric, G. Moore’s law at 50: Are we planning for retirement? In Technology-Design Interactions—2015 IEEE International Electron Devices Meeting (IEDM) 111–118 (IEEE, 2015).10.1109/IEDM.2015.7409607 ↗
4. Ionescu, A. M. & Riel, H. Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479, 329–37 (2011).10.1038/nature10679 ↗
5. Shukla, N. et al. A steep-slope transistor based on abrupt electronic phase transition. Nat. Commun. 6, 2–7 (2015).
6. McGuire, F. A., Cheng, Z., Price, K. & Franklin, A. D. Sub-60 mV/decade switching in 2D negative capacitance field-effect transistors with integrated ferroelectric polymer. Appl. Phys. Lett. 109, 2–7 (2016).10.1063/1.4961108 ↗
7. Zhang, L. & Chan, M. Tunneling Field Effect Transistor Technology. (Springer International Publishing: Switzerland, 2016.10.1007/978-3-319-31653-6 ↗
8. Lu, H. & Seabaugh, A. Tunnel field-effect transistors: State-of-the-art. IEEE J. Electron Devices Soc. 2, 44–49 (2014).10.1109/JEDS.2014.2326622 ↗
9. Mohata, D. K. et al. Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300mV logic applications. Tech. Dig. Int. Electron Devices Meet. (IEDM) 5, 33.5.1–33 (2011).
10. Rosca, T., Saeidi, A., Memisevic, E., Wernersson, L. E. & Ionescu, A. M. An Experimental Study of Heterostructure Tunnel FET Nanowire Arrays: Digital and Analog Figures of Merit from 300K to 10K. In Technology-Design Interactions—2015 IEEE International Electron Devices Meeting (IEDM) 13.5.1–13.5.4 (IEEE, 2019).10.1109/IEDM.2018.8614665 ↗
11. Agarwal, S. & Yablonovitch, E. Band-Edge Steepness Obtained From Esaki/Backward Diode Current–Voltage Characteristics. IEEE Trans. Electron Devices 61, 1488–1493 (2014).10.1109/TED.2014.2312731 ↗
12. Novoselov, K. S., Mishchenko, A., Carvalho, A., Neto, A. H. C. & Road, O. 2D materials and van der Waals heterostructures. Science 353, aac9439 (2016).10.1126/science.aac9439 ↗
13. Fan, S. et al. Tunable Negative Differential Resistance in van der Waals Heterostructures at Room Temperature by Tailoring the Interface. ACS Nano https://doi.org/10.1021/acsnano.9b03342 (2019).10.1021/acsnano.9b03342 ↗
14. Roy, T. et al. Dual-Gated MoS2/WSe2 van der Waals Tunnel Diodes and Transistors. ACS Nano 9, 2071–2079 (2015).10.1021/nn507278b ↗
15. Xu, J., Jia, J., Lai, S., Ju, J. & Lee, S. Tunneling field effect transistor integrated with black phosphorus-MoS 2 junction and ion gel dielectric. Appl. Phys. Lett. 110, 033103 (2017).10.1063/1.4974303 ↗
16. Nourbakhsh, A., Zubair, A., Dresselhaus, M. S. & Palacios, T. Transport properties of a MoS2/WSe2 heterojunction transistor and its potential for application. Nano Lett. 16, 1359–1366 (2016).10.1021/acs.nanolett.5b04791 ↗
17. Guo, Z. Independent Band Modulation in 2D van der Waals Heterostructures via a Novel Device Architecture. Adv. Sci. 5, 1800237 (2018).10.1002/advs.201800237 ↗
18. He, J. et al. 2D Tunnel Field Effect Transistors (FETs) with a Stable Charge-Transfer-Type p + -WSe2 Source. Adv. Electron. Mater. 4, 1800207 (2018).10.1002/aelm.201800207 ↗
19. Yan, X. et al. Tunable SnSe2/WSe 2 Heterostructure Tunneling Field Effect Transistor. Small. https://doi.org/10.1002/smll.201701478 (2017).10.1002/smll.201701478 ↗
20. Sarkar, D. et al. A subthermionic tunnel field-effect transistor with an atomically thin channel. Nature 526, 91–95 (2015).10.1038/nature15387 ↗
21. Roy, T. et al. 2D-2D tunneling field-effect transistors using WSe2/SnSe2heterostructures. Appl. Phys. Lett. 108, 083111 (2016).10.1063/1.4942647 ↗
22. Allain, A. & Kis, A. Electron and hole mobilities in single-layer WSe2. ACS Nano 8, 7180–7185 (2014).10.1021/nn5021538 ↗
23. Resta, G. V. et al. Polarity control in WSe2 double-gate transistors. Sci. Rep. 6, 6 (2016).10.1038/srep29448 ↗
24. Oliva, N. et al. Hysteresis dynamics in double-gated n-type WSe2 FETs with high-k top gate dielectric. IEEE J. Electron Devices Soc. https://doi.org/10.1109/JEDS.2019.2933745 (2019).10.1109/JEDS.2019.2933745 ↗
25. Oliva, N., Casu, E. A., Cavalieri, M. & Ionescu, A. M. Double gate n-type WSe 2 FETs with high-k top gate dielectric and enhanced electrostatic control. Eur. Solid-State Device Res. Conf. https://doi.org/10.1109/ESSDERC.2018.8486867 (2018).10.1109/ESSDERC.2018.8486867 ↗
26. Aretouli, K. E. et al. Epitaxial 2D SnSe2/2D WSe2 van der Waals Heterostructures. ACS Appl. Mater. Interfaces 8, 23222–23229 (2016).10.1021/acsami.6b02933 ↗
27. Guo, C., Tian, Z., Xiao, Y., Mi, Q. & Xue, J. Field-effect transistors of high-mobility few-layer SnSe2. Appl. Phys. Lett. 109, 203104 (2016).10.1063/1.4967744 ↗
28. Oliva, N., Capua, L., Cavalieri, M. & Ionescu, A. M. Co-integrated Subthermionic 2D/2D WSe2/SnSe2 Vertical Tunnel FET and WSe 2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET. Electron Devices Meet. (IEDM). https://doi.org/10.1109/iedm19573.2019.8993643 (2020).10.1109/iedm19573.2019.8993643 ↗
29. Kresse, G. & Furthmüller, J. Efficient iterative schemes for ab initio total-energy calculations using a plane-wave basis set. Phys. Rev. B Condens. Matter 54, 11169–11186 (1996).10.1103/PhysRevB.54.11169 ↗
30. Ernzerhof, M. & Scuseria, G. E. Assessment of the Perdew–Burke–Ernzerhof exchange-correlation functional. J. Chem. Phys. 110, 5029–5036 (1999).10.1063/1.478401 ↗
31. Grimme, S., Antony, J., Ehrlich, S. & Krieg, H. A consistent and accurate ab initio parametrization of density functional dispersion correction (DFT-D) for the 94 elements H-Pu. J. Chem. Phys. 132, 154104 (2010).10.1063/1.3382344 ↗
32. Castellanos-Gomez, A. et al. Deterministic transfer of two-dimensional materials by all-dry viscoelastic stamping. 2D Mater. 1, 011002 (2014).10.1088/2053-1583/1/1/011002 ↗
33. Oliva, N. et al. MoS2/VO2 vdW heterojunction devices: tunable rectifiers, photodiodes and field effect transistors. In 2017 IEEE International Electron Devices Meeting (IEDM) 796–799 (IEEE, 2017).
34. Wang, Y. et al. Composition-tunable 2D SnSe2(1−x)S2x alloys towards efficient bandgap engineering and high performance (opto)electronics. J. Mater. Chem. C. 5, 84–90 (2017).10.1039/C6TC03751H ↗
35. Oliva, N., Casu, E. A., Vitale, W. A., Stolichnov, I. & Ionescu, A. M. Polarity Control of Top Gated Black Phosphorous FETs by Workfunction Engineering of Pre-Patterned Au and Ag Embedded Electrodes. IEEE J. Electron Devices Soc. 6, 1041–1047 (2018).10.1109/JEDS.2018.2817289 ↗
36. Chang, H. Y., Zhu, W. & Akinwande, D. On the mobility and contact resistance evaluation for transistors based on MoS2 or two-dimensional semiconducting atomic crystals. Appl. Phys. Lett. 104, 113504 (2014).10.1063/1.4868536 ↗
37. Enz, C., Chalkiadaki, M. A. & Mangla, A. Low-power analog/RF circuit design based on the inversion coefficient. In ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC) 202–208 (IEEE, 2015).10.1109/ESSCIRC.2015.7313863 ↗
38. Barboni, L., Siniscalchi, M. & Sensale-Rodriguez, B. TFET-based circuit design using the transconductance generation efficiency {g}-{m}/ {I}-{d method. IEEE J. Electron Devices Soc. 3, 208–216 (2015).10.1109/JEDS.2015.2412118 ↗
39. Subramanian, V. et al. Device and circuit-level analog performance trade-offs: A comparative study of planar bulk FETs versus FinFETs. Tech. Dig. - Int. Electron Devices Meet. IEDM 2005, 898–901 (2005).
40. Girardi, A. & Bampi, S. Power constrained design optimization of analog circuits based on physical gm/lD characteristics. J. Integr. Circuits Syst. 2, 22–28 (2007).10.29292/jics.v2i1.232 ↗
41. Chen, C. P. & Ghandi, R. Designing silicon carbide NMOS integrated circuits for wide temperature operation. In Proc. 2015 IEEE International Symposium on Circuits and Systems (ISCAS) 109–112 (IEEE, 2015).10.1109/ISCAS.2015.7168582 ↗
42. Silveira, F., Flandre, D. & Jespers, P. G. A. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA. IEEE J. Solid-State Circuits 31, 1314–1319 (1996).10.1109/4.535416 ↗
43. Binkley, D. M., Bucher, M. & Foty, D. Design-oriented characterization of CMOS over the continuum of inversion level and channel length. Proc. IEEE Int. Conf. Electron. Circuits, Syst. 1, 161–164 (2000).
44. Si, M. et al. Steep-slope WSe2 Negative Capacitance Field-effect Transistor. Nano Lett. https://doi.org/10.1021/acs.nanolett.8b00816 (2018).10.1021/acs.nanolett.8b00816 ↗
45. Liu, W. et al. Role of metal contacts in designing high-performance monolayer n-type WSe2field effect transistors. Nano Lett. 13, 1983–1990 (2013).10.1021/nl304777e ↗
46. Tosun, M. et al. High-gain inverters based on WSe2 complementary field-effect transistors. ACS Nano 8, 4948–4953 (2014).10.1021/nn5009929 ↗
47. Huang, Q. et al. A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration. Tech. Dig. - Int. Electron Devices Meet. (IEDM). https://doi.org/10.1109/IEDM.2012.6479005 (2012).10.1109/IEDM.2012.6479005 ↗
48. Huang, Q. et al. Self-depleted T-gate Schottky barrier tunneling FET with low average subthreshold slope and high I ON/I OFF by gate configuration and barrier modulation. Tech. Dig. - Int. Electron Devices Meet. (IEDM). https://doi.org/10.1109/IEDM.2011.6131564 (2011).10.1109/IEDM.2011.6131564 ↗
49. Huang, Q. et al. Device physics and design of T-gate Schottky barrier tunnel FET with adaptive operation mechanism. Semicond. Sci. Technol. 29, 095013 (2014).10.1088/0268-1242/29/9/095013 ↗
50. Dewey, G. et al. Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing. Tech. Dig. - Int. Electron Devices Meet. IEDM 3, 33.6.1–33.6.4 (2011).
51. Dewey, G. et al. III-V field effect transistors for future ultra-low power applications. Dig. Tech. Pap. - Symp. VLSI Technol. 14, 45–46 (2012).