Physics-Based and Closed-Form Model for Cryo-CMOS Subthreshold Swing
Source abstract
Abstract
Cryogenic semiconductor device models are essential in designing control systems for quantum devices and in bench-marking the benefits of cryogenic cooling for high-performance computing. In particular, the saturation of subthreshold swing due to band tails is an important phenomenon to include in low temperature analytical MOSFET models as it predicts theoretical lower bounds on the leakage power and supply voltage in tailored cryogenic CMOS technologies with tuned threshold voltages. Previous physics-based modeling required to evaluate functions with no closed-form solutions, defeating the purpose of fast and efficient model evaluation. Thus far, only the empirically proposed expressions are in closed form. This article bridges this gap by deriving a physics-based and closed-form model for the full saturating trend of the subthreshold swing from room down to low temperature. The proposed model is compared against experimental data taken on some long and short devices from a commercial 28-nm bulk CMOS technology down to 4.2K
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices · Low-power high-performance VLSI design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
IMEC, Leuven, Belgium
Institute for Microelectronics, TU Vienna, Vienna, Austria
References (28)
Show source-provided references
1. 10.1038/s41928-021-00681-y10.1038/s41928-021-00681-y ↗
2. 10.23919/mixdes.2019.878716410.23919/mixdes.2019.8787164 ↗
3. 10.1109/iedm13553.2020.937207510.1109/iedm13553.2020.9372075 ↗
4. 10.1109/iedm13553.2020.937207110.1109/iedm13553.2020.9372071 ↗
5. Cryogenic electronics development for high-energy physics: An overview of design considerations, benefits, and unique challenges
6. Cold CMOS as a power-performance-reliability booster for advanced FinFETs
7. 10.1109/iedm45625.2022.1001943610.1109/iedm45625.2022.10019436 ↗
8. 10.1109/led.2019.290311110.1109/led.2019.2903111 ↗
9. 10.1109/led.2019.296337910.1109/led.2019.2963379 ↗
10. 10.1016/j.sse.2020.10782010.1016/j.sse.2020.107820 ↗
11. 10.1063/1.367586210.1063/1.3675862 ↗
12. Interface engineering for steep slope cryogenic MOSFETs
13. 10.1109/led.2022.318578110.1109/led.2022.3185781 ↗
14. 10.1109/5.91537410.1109/5.915374 ↗
15. 10.1109/led.2020.301203310.1109/led.2020.3012033 ↗
16. 10.1109/ted.2021.309797110.1109/ted.2021.3097971 ↗
17. 10.1016/0038-1101(85)90006-110.1016/0038-1101(85)90006-1 ↗
18. 10.1109/ted.2010.204645810.1109/ted.2010.2046458 ↗
19. 10.1109/iedm13553.2020.937189410.1109/iedm13553.2020.9371894 ↗
20. 10.1109/jeds.2018.281745810.1109/jeds.2018.2817458 ↗
21. 10.1109/iedm.2009.542425410.1109/iedm.2009.5424254 ↗
22. 10.1103/physrevb.37.271410.1103/physrevb.37.2714 ↗
23. 10.1109/ted.2023.328394110.1109/ted.2023.3283941 ↗
24. 10.1109/led.2023.325459210.1109/led.2023.3254592 ↗
25. 10.1017/978110884708710.1017/9781108847087 ↗
26. 10.1016/b978-0-12-294757-5.x5000-410.1016/b978-0-12-294757-5.x5000-4 ↗
27. 10.1063/5.003743210.1063/5.0037432 ↗
28. 10.1109/jeds.2018.282846510.1109/jeds.2018.2828465 ↗