Design of Low Power Transmission Gate Based 9T SRAM Cell
Source abstract
Abstract
Considerable research has considered the design of low-power and high-speed devices. Designing integrated circuits with low-power consumption is an important issue due to the rapid growth of high-speed devices. Embedded static random-access memory (SRAM) units are necessary components in fast mobile computing. Traditional SRAM cells are more energy-consuming and with lower performances. The major constraints in SRAM cells are their reliability and low power. The objectives of the proposed method are to provide a high read stability, low energy consumption, and better writing abilities. A transmission gate-based multi-threshold single-ended Schmitt trigger (ST) 9T SRAM cell in a bit-interleaving structure without a write-back scheme is proposed. Herein, an ST inverter with a single bit-line design is used to attain the high read stability. A negative assist technique is applied to alter the trip voltage of the single-ended ST inverter. The multi-threshold complementary metal oxide semiconductor (MTCMOS) technique is adopted to reduce the leakage power in the proposed single-ended TG-ST 9T SRAM cell. The proposed system uses a combination of standard and ST inverters, which results in a large read stability. Compared with the previous ST 9T, ST 11T, 11T, 10T, and 7T SRAM cells, the proposed cell is implemented in Cadence Virtuoso ADE with 45-nm CMOS technology and consumes 35.80%, 42.09%, 31.60%, 12.54%, and 31.60% less energy for read operations and 73.59%, 93.95%, 92.76%, 89.23%, and 85.78% less energy for write operations, respectively.
Source: openalex_inverted_index · Quality: baseline
Research context
OpenAlex topics: Low-power high-performance VLSI design · Advancements in Semiconductor Devices and Circuit Design · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
References (34)
Show source-provided references
1. Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits
2. Emerging memory technologies10.1109/MM.2019.2892165 ↗
3. Bus encoded LUT multiplier for portable biomedical therapeutic devices
4. Chapter one- introduction to non-volatile memory technologies10.1016/bs.adcom.2019.09.001 ↗
5. Enhanced portable LUT multiplier with gated power optimization for biomedical therapeutic devices
6. Hu · Electron Devices · 2020 · 67 · 421610.1109/TED.2020.3018099 ↗
7. A novel 8T cell-based subthreshold static RAM for ultra-low power platform applications
8. PentavariateVmin analysis of a subthreshold 10T SRAM bit cell with variation tolerant write and divided bit-line read
9. Performance of 7T SRAM using triple threshold voltage CMOS technology
10. Converter-free power delivery using voltage stacking for near/subthreshold operation10.1109/TVLSI.2021.3071464 ↗
11. Analysis of high-performance near-threshold dual mode logic design
12. Near-threshold voltage design techniques for heterogenous manycore system-on-chips
13. Low power SRAM bit cell design for near-threshold operation
14. pMOS pass gate local bitline SRAM architecture with virtual Vss for near-threshold operation10.1109/TVLSI.2019.2963704 ↗
15. Characterizing SRAM and FF soft error rates with measurement and simulation
16. SRAM radiation hardening through self-refresh operation and error correction10.1109/TDMR.2020.2994769 ↗
17. A 65-nm reliable 6T CMOS SRAM cell with minimum size transistors10.1109/TETC.2017.2721932 ↗
18. A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy10.1109/JSSC.2007.908005 ↗
19. A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations10.1109/TVLSI.2014.2377518 ↗
20. Design and iso-area Vmin analysis of 9T subthreshold SRAM with bit-interleaving scheme in 65-nm CMOS
21. A 32 kb 10T subthreshold SRAM cell array with bit-interleaving and differential read scheme in 90 nm CMOS10.1109/JSSC.2008.2011972 ↗
22. Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14 nm FinFET technology
23. Single bit-line 10T SRAM cell for low power and high SNM
24. Single bit-line 11T SRAM cell for low power and improved stability10.1049/iet-cdt.2019.0234 ↗
25. A 160 mV robust Schmitt trigger based sub-threshold SRAM cell10.1109/JSSC.2007.897148 ↗
26. Single-ended Schmitt-trigger-based robust low-power SRAM cell10.1109/TVLSI.2016.2520490 ↗
27. One-sided Schmitt-trigger-based 9T SRAM cell for near-threshold operation
28. Implementation of low-power 6T SRAM cell using MTCMOS technique10.1007/978-981-10-3770-2_44 ↗
29. Transmission gate-based 9T SRAM cell for variation resilient low power and reliable internet of things applications10.1049/iet-cds.2018.5283 ↗
30. Single ended Schmitt trigger based 13T static random-access memory using FinFETs
31. A 28 nm 2 Mbit 6 T SRAM with highly configurable low-voltage write-ability assist implementation and capacitor based sense-amplifier input offset compensation10.1109/JSSC.2015.2498302 ↗
32. Single-ended subthreshold SRAM cell with asymmetrical write/read-assist
33. A 28 nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6 V
34. A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149 μm2 cell in 32 nm high-k metal-gate CMOS