journal article·2026-01-16Open access

Replacement-Based Key-Controlled Circuits: A New Lightweight Logic-Locking Technique to Prevent the SAT Attack and Its Variants

Weizheng Wang, Luoyi Zhao, Shuo Cai

Applied Sciences· Volume 16· Issue 2

Abstract

The current trend of globalization of the supply chain in the integrated circuit (IC) industry has led to numerous security issues, such as intellectual property (IP) piracy, overbuilding, hardware Trojan (HT), and so on. Over the past decade or so, logic locking has been developed as an important method to prevent or mitigate the above security issues in ICs throughout their lifecycles. However, most published logic locking schemes are vulnerable to the SAT attack and its variants. Existing SAT-resilient locking schemes always entail a trade-off between security and effectiveness and incur significant hardware overhead. In this paper, we propose a new replacement-based key-controlled circuit (called RKC), the application of which changes the underlying framework of traditional logic locking designs, making the SAT attack and its variants infeasible in the framework. To achieve stronger functional and structural obfuscation and to validate the extensibility of the proposed method within the modified logic-locking design framework, we develop a new multi-input key-controlled circuit (called MKC) via vertical extension, also based on replacement applied to the locking design. In addition, we expand the two proposed circuits horizontally by varying the design parameter m, yielding four logic-locking design circuits. Relevant experiments performed on six selected benchmark circuits from ISCAS’85 and MCNC benchmarks show that the proposed method demonstrates superior/less hardware overhead compared to four recently published locking methods, i.e., GateLock, SKG-Lock, SKG-Lock+, and CAS-Lock.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: Physical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · Low-power high-performance VLSI design

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

School of Physics & Electronic Science, Changsha University of Science & Technology, Changsha 410114, China

Funding

Natural Science Foundation of Hunan Province · Scientific Research Fund of Hunan Provincial Education Department · National Natural Science Foundation of China

References (44)

Show source-provided references
1. On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes10.1109/TIFS.2018.2850319 ↗
2. Subramanyan, P., Ray, S., and Malik, S. (2015, January 5–7). Evaluating the security of logic encryption algorithms. Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Washington, DC, USA.10.1109/HST.2015.7140252 ↗
3. Yasin, M., Sengupta, A., Nabeel, M.T., Ashraf, M., Rajendran, J.J., and Sinanoglu, O. (November, January 30). Provably-Secure Logic Locking: From Theory to Practice. Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS ’17), New York, NY, USA.10.1145/3133956.3133985 ↗
4. Keynote: A Disquisition on Logic Locking10.1109/TCAD.2019.2944586 ↗
5. Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., and Jin, Y. (2017, January 1–5). AppSAT: Approximately deobfuscating integrated circuits. Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Mclean, VA, USA.10.1109/HST.2017.7951805 ↗
6. Shen, Y., and Zhou, H. (2017, January 10–12). Double DIP: Re-Evaluating Security of Logic Encryption Algorithms. Proceedings of the Great Lakes Symposium on VLSI 2017 (GLSVLSI ’17), New York, NY, USA.10.1145/3060403.3060469 ↗
7. Roy, J.A., Koushanfar, F., and Markov, I.L. (2008, January 10–14). EPIC: Ending Piracy of Integrated Circuits. Proceedings of the 2008 Design, Automation and Test in Europe, Munich, Germany.10.1109/DATE.2008.4484823 ↗
8. Ending Piracy of Integrated Circuits10.1109/MC.2010.284 ↗
9. Preventing IC Piracy Using Reconfigurable Logic Barriers10.1109/MDT.2010.24 ↗
10. Rajendran, J., Pino, Y., Sinanoglu, O., and Karri, R. (2012, January 3–7). Security analysis of logic obfuscation. Proceedings of the DAC Design Automation Conference 2012, San Francisco, CA, USA.10.1145/2228360.2228377 ↗
11. On Improving the Security of Logic Locking10.1109/TCAD.2015.2511144 ↗
12. Fault Analysis-Based Logic Encryption10.1109/TC.2013.193 ↗
13. Yasin, M., Mazumdar, B., Rajendran, J.J.V., and Sinanoglu, O. (2016, January 3–5). SARLock: SAT attack resistant logic locking. Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), McLean, VA, USA.10.1109/HST.2016.7495588 ↗
14. Anti-SAT: Mitigating SAT Attack on Logic Locking10.1109/TCAD.2018.2801220 ↗
15. Li, M., Shamsi, K., Meade, T., Zhao, Z., Yu, B., Jin, Y., and Pan, D.Z. (2016, January 7–10). Provably secure camouflaging strategy for IC protection. Proceedings of the 35th International Conference on Computer-Aided Design (ICCAD ’16), New York, NY, USA.10.1145/2966986.2967065 ↗
16. Liu, Y., Zuzak, M., Xie, Y., Chakraborty, A., and Srivastava, A. (2020, January 25–26). Strong Anti-SAT: Secure and Effective Logic Locking. Proceedings of the 2020 21st International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA.10.1109/ISQED48828.2020.9136983 ↗
17. Yasin, M., Mazumdar, B., Sinanoglu, O., and Rajendran, J. (2017, January 16–19). Security analysis of Anti-SAT. Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), Chiba, Japan.10.1109/ASPDAC.2017.7858346 ↗
18. Removal Attacks on Logic Locking and Camouflaging Techniques10.1109/TETC.2017.2740364 ↗
19. Xu, X., Shakya, B., Tehranipoor, M.M., and Forte, D. (2017, January 25–28). Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks. Proceedings of the Cryptographic Hardware and Embedded Systems—CHES 2017, Taipei, Taiwan.10.1007/978-3-319-66787-4_10 ↗
20. CAS-Lock: A Security-Corruptibility Trade-off Resilient Logic Locking Scheme10.46586/tches.v2020.i1.175-202 ↗
21. Yasin, M., Sengupta, A., Schafer, B., Makris, Y., Sinanoglu, O., and Rajendran, J. (2017, January 10–12). What to lock? Functional and parametric locking. Proceedings of the GLSVLSI 2017—Great Lakes Symposium on VLSI 2017, Banff, AB, Canada.10.1145/3060403.3060492 ↗
22. Sirone, D., and Subramanyan, P. (2019, January 25–29). Functional Analysis Attacks on Logic Locking. Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy.10.23919/DATE.2019.8715163 ↗
23. Zhou, H., Shen, Y., and Rezaei, A. (2026, January 13). Vulnerability and Remedy of Stripped Function Logic Locking. Cryptology ePrint Archive, Paper 2019/139. Available online: https://eprint.iacr.org/2019/139.pdf.
24. Stripped Functionality Logic Locking with Hamming Distance-Based Restore Unit (SFLL-hd)–Unlocked10.1109/TIFS.2019.2904838 ↗
25. Sengupta, A., Nabeel, M., Yasin, M., and Sinanoglu, O. (2018, January 22–25). ATPG-based cost-effective, secure logic locking. Proceedings of the 2018 IEEE 36th VLSI Test Symposium (VTS), San Francisco, CA, USA.10.1109/VTS.2018.8368625 ↗
26. Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective10.1109/TCAD.2020.2968898 ↗
27. Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., and Jin, Y. (2017, January 10–12). Cyclic Obfuscation for Creating SAT-Unresolvable Circuits. Proceedings of the Great Lakes Symposium on VLSI 2017 (GLSVLSI ’17), New York, NY, USA.10.1145/3060403.3060458 ↗
28. Zhou, H., Jiang, R., and Kong, S. (2017, January 13–16). CycSAT: SAT-based attack on cyclic logic encryptions. Proceedings of the 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, USA.10.1109/ICCAD.2017.8203759 ↗
29. Shen, Y., Li, Y., Rezaei, A., Kong, S., Dlott, D., and Zhou, H. (2019, January 21–24). BeSAT: Behavioral SAT-based attack on cyclic logic encryption. Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASPDAC ’19), New York, NY, USA.10.1145/3287624.3287670 ↗
30. Shamsi, K., Li, M., Pan, D.Z., and Jin, Y. (2018, January 23–25). Cross-Lock: Dense Layout-Level Interconnect Locking using Cross-bar Architectures. Proceedings of the 2018 Great Lakes Symposium on VLSI (GLSVLSI ’18), New York, NY, USA.10.1145/3194554.3194580 ↗
31. Roshanisefat, S., Mardani Kamali, H., and Sasan, A. (2018, January 23–25). SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware. Proceedings of the 2018 Great Lakes Symposium on VLSI (GLSVLSI ’18), New York, NY, USA.10.1145/3194554.3194596 ↗
32. Rezaei, A., Shen, Y., Kong, S., Gu, J., and Zhou, H. (2018, January 19–23). Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks. Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany.10.23919/DATE.2018.8341984 ↗
33. Rezaei, A., Li, Y., Shen, Y., Kong, S., and Zhou, H. (2019, January 21–24). CycSAT-Unresolvable Cyclic Logic Encryption Using Unreachable States. Proceedings of the 2019 24th Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan.10.1145/3287624.3287691 ↗
34. Nguyen, Q.L., Flottes, M.L., Dupuis, S., and Rouzeyre, B. (2021, January 7–9). On Preventing SAT Attack with Decoy Key-Inputs. Proceedings of the 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA.10.1109/ISVLSI51109.2021.00031 ↗
35. Nguyen, Q.L., Dupuis, S., Flottes, M.L., and Rouzeyre, B. (2022). SKG-Lock+: A Provably Secure Logic Locking SchemeCreating Significant Output Corruption. Electronics, 11.10.3390/electronics11233906 ↗
36. GateLock: Input-Dependent Key-Based Locked Gates for SAT Resistant Logic Locking10.1109/TVLSI.2023.3340350 ↗
37. Timing Side-channel Attacks and Countermeasures in CPU Microarchitectures
38. Kolhe, G., Sheaves, T., Gubbi, K.I., Salehi, S., Rafatirad, S., PD, S.M., Sasan, A., and Homayoun, H. (2022, January 10–14). LOCK&ROLL: Deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking. Proceedings of the 59th ACM/IEEE Design Automation Conference (DAC ’22), New York, NY, USA.
39. Gandolfi, K., Mourtel, C., and Olivier, F. (2001, January 14–16). Electromagnetic Analysis: Concrete Results. Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems (CHES ’01), Berlin/Heidelberg, Germany.10.1007/3-540-44709-1_21 ↗
40. Gunathilake, N.A., Al-Dubai, A., Buchanan, W.J., and Lo, O. (2022, January 14–16). Electromagnetic Side-Channel Attack Resilience against PRESENT Lightweight Block Cipher. Proceedings of the 2022 6th International Conference on Cryptography, Security and Privacy (CSP), Tianjin, China.10.1109/CSP55486.2022.00018 ↗
41. Skorobogatov, S. (September, January 30). How Microprobing Can Attack Encrypted Memory. Proceedings of the 2017 Euromicro Conference on Digital System Design (DSD), Vienna, Austria.10.1109/DSD.2017.69 ↗
42. Skorobogatov, S. (2005). Semi-Invasive Attacks—A New Approach to Hardware Security Analysis. [Ph.D. Thesis, University of Cambridge].
43. Wang, X., Guo, Y., Ramhan, T., Zhang, D., and Tehranipoor, M. (2017, January 19–20). DOST: Dynamically obfuscated wrapper for split test against IC piracy. Proceedings of the 2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Beijing, China.10.1109/AsianHOST.2017.8353986 ↗
44. Karmakar, R., Prasad, N., Chattopadhyay, S., Kapur, R., and Sengupta, I. (2017, January 7–11). A New Logic Encryption Strategy Ensuring Key Interdependency. Proceedings of the 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), Hyderabad, India.10.1109/VLSID.2017.29 ↗