A Multilevel Inverter with Different Input Voltages Having Different Voltage Levels Based on Different Switch Switching Types
Source abstract
Abstract
This study presents a versatile single-phase multilevel inverter designed to accommodate varying input voltages and output levels. Unlike conventional fixed topologies, the proposed design utilizes a unified structure of 13 switches and three capacitors to realize two distinct configurations: a nine-level circuit employing three series-connected single-voltage clamping sets, and a thirteen-level variant utilizing a hybrid of single- and half-voltage clamping sets. A critical advantage of this architecture is its capability to achieve capacitor self-voltage balancing within a single AC cycle, thereby simplifying the control strategy. Verification through PSIM 9.1 simulations and a TI F280025C-based hardware prototype confirms the circuit’s operational effectiveness. Notably, the thirteen-level configuration demonstrates superior performance, achieving a total harmonic distortion (THD) of 1.25% and a peak efficiency of 97.5%, significantly outperforming the 1.43% THD and 94.5% efficiency of the nine-level counterpart.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Multilevel Inverters and Converters · Advanced DC-DC Converters · Sensorless Control of Electric Motors
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electrical Engineering, National Taipei University of Technology, 1, Sec. 3, Zhongxiao E. Rd., Taipei 10608, Taiwan
Department of Electrical Engineering, Feng Chia University, No. 100, Wenhwa Road, Seatwen, Taichung 40724, Taiwan
Funding
the Ministry of Science and Technology
References (33)
Show source-provided references
1. Design and implementation of 15-level asymmetric cascaded h bridge multilevel inverter
2. A new neutral-point-clamped PWM inverter10.1109/TIA.1981.4503992 ↗
3. Shieh, J.J., Hwu, K.I., and Chen, S.J. (2023). Perspective of voltage-fed single-phase multilevel dc-ac inverters. Energies, 16.10.3390/en16020898 ↗
4. Bharathsrinivas, R., Angadi, S., Hombal, G., and Raju, A.B. (2021, January 5). Investigation of diode clamped multilevel inverter using multicarrier PWM techniques. Proceedings of the IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bengaluru, India.10.1109/CONECCT52877.2021.9622574 ↗
5. Ohno, T., Katayama, M., Obara, H., and Kawamura, A. (2019, January 26). Flying-capacitor linear amplifier with capacitor voltage balancing control for efficient and low harmonic power conversion. Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, TX, USA.10.1109/APEC.2019.8721986 ↗
6. Ponniran, A., Orikawa, K., and Itoh, J.I. (2015, January 5). Minimum flying capacitor for n-level capacitor dc/dc boost converter. Proceedings of the International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Seoul, Republic of Korea.10.1109/ICPE.2015.7167946 ↗
7. Rana, R.A., Sujal, A.P., Muthusamy, A., Lee, C.W., and Kim, H.J. (2019). Review of multilevel voltage source inverter topologies and analysis of harmonics distortions in fc-mli. Electronics, 8.10.3390/electronics8111329 ↗
8. A generalized switched-capacitor-based modular t-type inverter topology with reduced switch count
9. Lak, M., Chuang, B.R., Wu, T.L., and Lee, T.L. (2020, January 11–15). A novel hybrid modulation for photovoltaic three-level t-type inverter to simultaneously eliminate neutral-point voltage ripple and interact with maximum power point tracking process. Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA.10.1109/ECCE44975.2020.9235974 ↗
10. Sabyasachi, S., Borghate, V.B., and Maddugari, S.K. (2019, January 14–17). A 13-level hybrid multilevel inverter topology by combining anpc and improved h-bridge. Proceedings of the 45th Annual Conference of the IEEE Industrial Electronics Society (IECON), Lisbon, Portugal.10.1109/IECON.2019.8926810 ↗
11. A switched-capacitor inverter using series/parallel conversion with inductive load10.1109/TIE.2011.2158768 ↗
12. Cross-switched multilevel inverter using novel switched capacitor converters10.1109/TIE.2018.2889632 ↗
13. A switched-capacitor self-balanced high-gain multilevel inverter employing a single dc source
14. Sujitha, N., and Ramani, K. (2012, January 30–31). A new hybrid cascaded h-bridge multilevel inverter performance analysis. Proceedings of the IEEE-International Conference on Advances in Engineering, Science and Management (ICAESM), Nagapattinam, India.
15. Singh, R., and Nakka, J. (2016, January 4–6). Design, simulation and performance analysis of fuel cell based energy system with cascaded h-bridge multilevel inverter. Proceedings of the IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India.10.1109/ICPEICES.2016.7853308 ↗
16. Deshmukh, G., Chaturvedi, P., and Rajderkar, V. (2022, January 20–29). Single phase cascaded h-bridge multilevel inverter topology. Proceedings of the International Conference on Futuristic Technologies (INCOFT), Rome, Italy.10.1109/INCOFT55651.2022.10094514 ↗
17. Pan, J., Na, R., and Xu, L. (2017, January 1–5). Low frequency operation and comparison study of 4-level hybrid clamped converter with modular multilevel converter. Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA.10.1109/ECCE.2017.8096529 ↗
18. Analysis and modeling of a single-power-source t-type 7-level single-phase dc-ac inverter with voltage gain of 3
19. Symmetric and asymmetric multilevel inverter topologies with reduced switching devices10.1016/j.epsr.2011.12.013 ↗
20. Thiyagarajan, V. (2019, January 21–22). New symmetric extendable type multilevel inverter topology with reduced switch count. Proceedings of the Fifth International Conference on Electrical Energy Systems (ICEES), Chennai, India.10.1109/ICEES.2019.8719287 ↗
21. A novel bidirectional modular multilevel inverter utilizing diode-based bidirectional unit10.1002/cta.3582 ↗
22. Bressan, M.V., Rech, C., and Batschauer, A.L. (2019, January 1–4). Impact of capacitor design methodology on fc inverters. Proceedings of the IEEE 15th Brazilian Power Electronics Conference and 5th IEEE Southern Power Electronics Conference (COBEP/SPEC), Santos, Brazil.10.1109/COBEP/SPEC44138.2019.9065301 ↗
23. Siddique, M.D., Mustafa, A., Sarwar, A., Mekhilef, S., Shah, N.B.M., Seyedamahmousian, M., and Ogura, K. (2018, January 13–14). Single phase symmetrical and asymmetrical design of multilevel inverter topology with reduced number of switches. Proceedings of the IEEMA Engineer Infinite Conference (eTechNxT), New Delhi, India.10.1109/ETECHNXT.2018.8385334 ↗
24. A step-up multilevel inverter topology using novel switched capacitor converters with reduced components10.1109/TIE.2020.2965458 ↗
25. Ramaprabha, R. (2022, January 7–9). A single phase multilevel inverter with cascaded basic units. Proceedings of the IEEE 3rd Global Conference for Advancement in Technology (GCAT), Bangaluru, India.10.1109/GCAT55367.2022.9972151 ↗
26. Deng, H., and Ma, H. (2022, January 4–7). A new four-level hybrid-clamped multilevel gan totem-pole PFC. Proceedings of the IEEE International Power Electronics and Application Conference and Exposition (PEAC), Xiamen, China.10.1109/PEAC56338.2022.9959733 ↗
27. A 13-, 11-, and 9-level boosted operation of a single-source asymmetrical inverter with hybrid PWM scheme10.1109/TIE.2022.3144576 ↗
28. Zhao, J., He, X., Han, Y., Deng, Y., and Zhao, R. (2010, January 19–21). Analysis and testing on the switching states transitions of hybrid clamped multilevel inverters. Proceedings of the IET International Conference on Power Electronics, Machines and Drives (PEMD), Brighton, UK.
29. Wang, X., Deng, Y., and He, X. (2006, January 14–16). Four-bridge multilevel converters based on hybrid-clamped techniques. Proceedings of the CES/IEEE 5th International Power Electronics and Motion Control Conference, Shanghai, China.10.1109/IPEMC.2006.4778338 ↗
30. Research on hybrid-clamped multilevel-inverter topologies10.1109/TIE.2006.885154 ↗
31. George, N.R.S., and Jagadanand, G. (2015, January 19–21). Open transistor fault detection in asymmetric multilevel inverter. Proceedings of the IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems (SPICES), Kozhikode, India.
32. Rehman, H., Tariq, M., Sarwa, A., and Batiyah, S.M. (2022). Single-phase fault tolerant multilevel inverter topologies—Comprehensive review and novel comparative factors. Electronics, 15.10.3390/en15249319 ↗
33. Firdous, Z., Rehman, H., Tariq, M., and Sarwar, A. (2022, January 24–25). Investigation of fault-tolerant capabilities of a reduced device multilevel inverter. Proceedings of the 2nd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET), Patna, India.10.1109/ICEFEET51821.2022.9847884 ↗