Linked Coupling Faults Detection by Multirun March Tests
Source abstract
Abstract
This paper addresses the problem of describing the complex linked coupling faults of memory devices and formulating the necessary and sufficient conditions for their detection. The main contribution of the proposed approach is based on using a new formal model of such faults, the critical element of which is the introduction of roles and scenarios performed by the cells involved in the fault. Three roles are defined such that the cells of the complex linked coupling faults perform, namely, the roles of the aggressor (A), the victim (V), and both (B), performed by two cells simultaneously in relation to each other. The memory march test and applied address sequence and background determine the scenario for implementing the roles of memory faulty cells. The necessary and sufficient conditions for detecting linked coupling faults are given based on a new formal model. Formally, the undetectable linked coupling faults are defined, and the conditions for their detection are formulated using multirun memory march tests. The experimental investigation confirmed the validity of the proposed formulated statements. Based on the example of a linked coupling fault, this study demonstrates the fulfillment of the necessary and sufficient conditions for its detection using a single march test. As demonstrated in this article, employing the approach proposed by the authors, a two-pass march C test, for instance, enables the attainment of 55.42% fault coverage for linked coupling faults, inclusive of undetectable faults identified by the single-pass march test.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Fault Detection and Control Systems · Software Testing and Debugging Techniques · Engineering and Test Systems
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Faculty of Computer Science, Bialystok University of Technology, 15-351 Białystok, Poland
Faculty of Computer Science, Belarusian State University of Informatics and Radioelectronics, 220013 Minsk, Belarus
Funding
Faculty of Computer Science at Bialystok University of Technology, Ministry of Science and Higer Education, Poland
References (31)
Show source-provided references
1. Fault Coverage Re-Evaluation of Memory Test Algorithms With Physical Memory Characteristics10.1109/ACCESS.2021.3110594 ↗
2. Wojciechowski, A.A., Marcinek, K., and Pleskacz, W.A. (2019, January 27–29). Configurable MBIST Processor for Embedded Memories Testing. Proceedings of the 2019 MIXDES—26th International Conference “Mixed Design of Integrated Circuits and Systems”, Rzeszow, Poland.10.23919/MIXDES.2019.8787161 ↗
3. Goor, A.J.v.d. (1991). Testing Semiconductor Memories: Theory and Practice, John Wiley & Sons.
4. Hamdioui, S., Gaydadjiev, G., and Van de Goor, A.J. (2004, January 10). The state-of-art and future trends in testing embedded memories. Proceedings of the Records of the 2004 International Workshop on Memory Technology, Design and Testing, San Jose, CA, USA.10.1109/MTDT.2004.1327984 ↗
5. Koshy, T., and Arun, C.S. (2016, January 21–22). Diagnostic data detection of faults in RAM using different march algorithms with BIST scheme. Proceedings of the 2016 International Conference on Emerging Technological Trends (ICETT), Kollam, India.10.1109/ICETT.2016.7873754 ↗
6. Efficient march test for 3-coupling faults in random access memories10.1016/S0141-9331(00)00103-4 ↗
7. March test algorithm for unlinked static reduced three-cell coupling faults in random-access memories10.1016/j.mejo.2019.104619 ↗
8. Nor, A., Zakaria, N., Wan Hasan, W., Abdul Halin, I., Sidek, R., and Wen, X. (2012, January 8–10). Fault Detection with Optimum March Test Algorithm. Proceedings of the 3rd International Conference on Intelligent Systems Modelling and Simulation, ISMS 2012, Kota Kinabalu, Malaysia.10.1109/ISMS.2012.88 ↗
9. Deterministic Tests for Detecting Single V–Coupling Faults In RAMs10.1007/BF00971966 ↗
10. A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs10.1109/TCAD.2012.2184107 ↗
11. Jidin, A.Z., Hussin, R., Mispan, M.S., and Fook, L.W. (2021, January 22–26). Novel March Test Algorithm Optimization Strategy for Improving Unlinked Faults Detection. Proceedings of the 2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS), Penang, Malaysia.10.1109/APCCAS51387.2021.9687791 ↗
12. A review paper on memory fault models and test algorithms10.11591/eei.v10i6.3048 ↗
13. van de Goor, A., Gaydadjiev, G., Mikitjuk, V., and Yarmolik, V. (May, January 28). March LR: A test for realistic linked faults. Proceedings of the 14th VLSI Test Symposium, Princeton, NJ, USA.
14. van de Goor, A., Gaydadjiev, G., Yarmolik, V., and Mikitjuk, V. (1997, January 17–20). March LA: A test for linked memory faults. Proceedings of the European Design and Test Conference. ED and TC 97, Paris, France.
15. Ying, L.W., Hussin, R., Ahmad, N., Fook, L.W., and Jidin, A.Z. (2022, January 8–9). Modified March MSS for Unlinked Dynamic Faults Detection. Proceedings of the 2022 IEEE 20th Student Conference on Research and Development (SCOReD), Bangi, Malaysia.10.1109/SCOReD57082.2022.9974097 ↗
16. Chou, C.W., Chen, Y.X., and Li, J.F. (2015, January 22–25). Testing Inter-Word Coupling Faults of Wide I/O DRAMs. Proceedings of the 2015 IEEE 24th Asian Test Symposium (ATS), Mumbai, India.10.1109/ATS.2015.19 ↗
17. Manasa, R., Verma, R., and Koppad, D. (2019, January 17–18). Implementation of BIST Technology using March-LR Algorithm. Proceedings of the 2019 4th International Conference on Recent Trends on Electronics, Information, Communication Technology (RTEICT), Bangalore, India.10.1109/RTEICT46194.2019.9016784 ↗
18. Implementation of minimized March SR algorithm in a memory BIST controller
19. Irobi, S., Al-Ars, Z., and Hamdioui, S. (2010, January 2–4). Detecting memory faults in the presence of bit line coupling in SRAM devices. Proceedings of the 2010 IEEE International Test Conference, Austin, TX, USA.10.1109/TEST.2010.5699246 ↗
20. Zordan, L.B., Bosio, A., Dilillo, L., Girard, P., Pravossoudovitch, S., Virazel, A., and Badereddine, N. (2011, January 13–15). Optimized march test flow for detecting memory faults in SRAM devices under bit line coupling. Proceedings of the 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Cottbus, Germany.10.1109/DDECS.2011.5783110 ↗
21. Azevedo, J., Virazel, A., Bosio, A., Dilillo, L., Girard, P., Todri, A., Prenat, G., Alvarez-Herault, J., and Mackay, K. (2012, January 28–31). Coupling-based resistive-open defects in TAS-MRAM architectures. Proceedings of the 2012 17th IEEE European Test Symposium (ETS), Annecy, France.10.1109/ETS.2012.6233034 ↗
22. Hasan, W.Z.W., Halin, I., Shafie, S., and Othman, M. (2011, January 28–30). An efficient diagnosis march-based algorithm for coupling faults in SRAM. Proceedings of the 2011 IEEE Regional Symposium on Micro and Nano Electronics, Kota Kinabalu, Malaysia.10.1109/RSM.2011.6088323 ↗
23. Yarmolik, V. (2019). Testing and Diagnoses of Computer Systems, Bestprint. (In Russian).
24. Cockburn, B.F. (1995, January 7–8). Deterministic tests for detecting scrambled pattern-sensitive faults in RAMs. Proceedings of the MTDT ’95: Proceedings of the 1995 IEEE International Workshop on Memory Technology, Design and Testing, San Jose, CA, USA.
25. Yarmolik, V.N., Klimets, Y.V., and Demidenko, S.N. (1998, January 2–4). March PS(23N) Test for DRAM Pattern-Sensitive Faults. Proceedings of the Asian Test Symposium, Singapore.
26. Malaiya, Y.K. (1995, January 24–27). Antirandom Testing: Getting The Most Out Of Black-Box Testing. Proceedings of the 6th IEEE International Symposium on Software Reliability Engineering, ISSRE ’95, Toulouse, France.
27. Analysis of multibackground memory testing techniques10.2478/v10006-010-0014-6 ↗
28. Mrozek, I., and Yarmolik, V. (2008, January 16–18). Optimal Backgrounds Selection for Multi Run Memory Testing. Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2008, Bratislava, Slovakia.10.1109/DDECS.2008.4538812 ↗
29. Exhaustive and Near-Exhaustive Memory Testing Techniques and their BIST Implementations10.1023/A:1008215624768 ↗
30. A Multibackground March Test for Static Neighborhood Pattern-Sensitive Faults in Random-Access Memories
31. Mrozek, I., and Yarmolik, V.N. (2021). Transparent Memory Tests Based on the Double Address Sequences. Entropy, 23.10.3390/e23070894 ↗