Research on a Random Mask Infection Countermeasure against Double Fault Attacks
Source abstract
Abstract
The infection countermeasure, in which the main idea is to prevent adversaries from exploiting faulty ciphertexts to break the key by spreading the induced fault, is a very effective countermeasure against fault attacks. However, most existing infection countermeasures struggle to defend against double-fault attacks effectively due to the single-fault assumption. By analyzing the principle of infection mechanism and adding different random Boolean masks in the two encryption paths, this paper proposes a measure called a random mask infection countermeasure to defend against double-fault attacks. In addition, the multiplication mask is used to randomize the fault diffusion to further resist single-byte fault attacks. The experimental results indicate that the random mask infection countermeasure proposed can perform fault diffusion effectively when the cryptographic circuit suffers double-fault attacks, and the fault diffusion shows randomness, and can effectively defend against these fault attacks.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Cryptographic Implementations and Security · Chaos-based Image/Signal Encryption · Physical Unclonable Functions (PUFs) and Hardware Security
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Xinglin College, Nantong University, Nantong 226236, China
School of Information Science and Technology, Nantong University, Nantong 226019, China
Funding
Natural Science Research in Colleges of Jiangsu Province · Basic Science Research Project of Nantong
References (31)
Show source-provided references
1. Reliable hardware architectures for cryptographic block ciphers LED and HIGHT10.1109/TCAD.2017.2661811 ↗
2. An Efficient Differential Fault Attack against SIMON Key Schedule
3. Efficient AES implementation on Sunway Taihu Light supercomputer: A systematic approach10.1016/j.jpdc.2019.12.013 ↗
4. Kumar, T.M., Balmuri, K.R., Marchewka, A., Bidare Divakarachari, P., and Konda, S. (2021). Implementation of Speed-Efficient Key-Scheduling Process of AES for Secure Storage and Transmission of Data. Sensors, 21.10.3390/s21248347 ↗
5. A low cost fault attack resilient AES for IoT applications10.1016/j.microrel.2021.114202 ↗
6. Side-channel leakage from sensor-based countermeasures against fault injection attack10.1016/j.mejo.2019.05.017 ↗
7. Revisiting AES related-key differential attacks with constraint programming10.1016/j.ipl.2018.07.001 ↗
8. Collision Attacks on AES-192/256, Crypton-192/256, mCrypton-96/128, and Anubis10.1155/2013/713673 ↗
9. Impossible differential cryptanalysis of advanced encryption standard10.1007/s11432-007-0035-4 ↗
10. Low Area-Overhead Low-Entropy Masking Scheme (LEMS) against Correlation Power Analysis Attack10.1109/TCAD.2018.2802867 ↗
11. Ghosal, A.K., Sardar, A., and Chowdhury, D.R. (J. Supercomput., 2023). Differential fault analysis attack-tolerant hardware implementation of AES, J. Supercomput., early access.10.1007/s11227-023-05632-2 ↗
12. Improved Single-Key Attacks on 8-Round AES-192 and AES-25610.1007/s00145-013-9159-4 ↗
13. Improved Differential Fault Analysis on AES Key Schedule10.1109/TIFS.2011.2161289 ↗
14. Design and Evaluation of Countermeasures against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher10.1109/ACCESS.2022.3183764 ↗
15. An Efficient AES 32-Bit Architecture Resistant to Fault Attacks
16. Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures10.1109/JPROC.2012.2188769 ↗
17. Bertoni, G., Breveglieri, L., Koren, I., and Maistri, P. (2004, January 10–13). An efficient hardware-based fault diagnosis scheme for AES: Performances and cost. Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Cannes, France.
18. Recomputing with permuted operands: A concurrent error detection approach10.1109/TCAD.2013.2263037 ↗
19. Doulcier-Verdier, M., Dutertre, J.M., Fournier, J., Rigaud, J.B., Robisson, B., and Tria, A. (2011, January 20–24). A side-channel and fault-attack resistant AES circuit working on duplicated complemented values. Proceedings of the IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.10.1109/ISSCC.2011.5746316 ↗
20. Yifei, Q. (2017). Clock Fault Injection Attack on AES and Countermeasures, Huazhong University of Science and Technology.
21. Tupsamudre, H., Bisht, S., and Mukhopadhyay, D. (2014, January 23–26). Destroying Fault Invariant with Randomization a Countermeasure for AES against Differential Fault Attacks. Proceedings of the 2014 Workshop on Cryptographic Hardware and Embedded Systems, Busan, Republic of Korea.10.1007/978-3-662-44709-3_6 ↗
22. Against fault attacks based on random infection mechanism10.1587/elex.13.20160872 ↗
23. Strengthening Hardware AES Implementations against Fault Attack10.1049/iet-ifs:20060163 ↗
24. Lomne, V., Roche, T., and Thillard, A. (2012, January 9). On the Need of Randomness in Fault Attack Countermeasures—Application to AES. Proceedings of the 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography, Leuven, Belgium.10.1109/FDTC.2012.19 ↗
25. Gierlichs, B., Schmidt, J.-M., and Tunstall, M. (2012). Progress in Cryptology—LATINCRYPT 2012, Springer.
26. Battistello, A., and Giraud, C. (2013, January 20). Fault Analysis of Infective AES Computations. Proceedings of the 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Los Alamitos, CA, USA.10.1109/FDTC.2013.12 ↗
27. van Woudenberg, J.G., Witteman, M.F., and Menarini, F. (2011, January 28). Practical optical fault injection on secure microcontrollers. Proceedings of the Workshop on Fault Diagnosis Tolerance in Cryptography (FDTC), Nara, Japan.10.1109/FDTC.2011.12 ↗
28. Against Double Fault Attacks: Injection Effort Model, Space and Time Randomization Based Countermeasures for Reconfigurable Array Architecture10.1109/TIFS.2016.2518130 ↗
29. Zhang, J., Wu, N., Zhang, X., Shen, L., and Zhou, F. (2016, January 19–21). Against Double Fault Attacks Based on Countermeasures for Second Order Infection Mechanism. Proceedings of the Word Congress on Engineering and Computer Science (WCECS), San Francisco, CA, USA.
30. Design and characterisation of an AES chip embedding countermeasures
31. A Secure Reconfigurable Crypto IC with Countermeasures against SPA, DPA, and EMA10.1109/TCAD.2015.2419621 ↗