A Self-Calibration of Capacitor Mismatch Error for Pipeline ADCs
Source abstract
Abstract
This study proposes self-calibration of capacitor mismatch errors for high-resolution pipeline analog-to-digital converters (ADCs). The proposed calibration circuit recursively amplifies the capacitor mismatch error by re-utilizing a multiplying digital-to-analog converter in a pipeline stage without increasing the circuit complexity, and the amplified error voltage is converted into digital code by utilizing the remaining pipeline stages. Error correction is performed by subtracting the digital code from the ADC output during normal operation. A prototype of a 12-bit pipeline ADC is fabricated in a 0.18 µm standard CMOS process. The ADC comprises eight 1.5-bit stages, followed by a 4-bit flash ADC as the final stage; the capacitor mismatch errors in the first two pipeline stages are corrected by utilizing the proposed self-calibration technique. Although the calibration method is employed in a 1.5-bit stage architecture, which uses a gain-of-two switched-capacitor amplifier, it is applicable to different bit-per-stage architectures. The ADC linearity significantly improves after calibration, and this is verified through simulations and measurements.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Analog and Mixed-Signal Circuit Design · CCD and CMOS Imaging Sensors · Advancements in Semiconductor Devices and Circuit Design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology, Gwangju 61005, Republic of Korea
Funding
National Research Foundation of Korea (NRF) · National Research and Development Program
References (23)
Show source-provided references
1. A fast-settling CMOS opamp for SC circuits with 90-dB DC gain10.1109/4.62165 ↗
2. A pipelined 5-Msample/s 9-bit analog-to-digital converter10.1109/JSSC.1987.1052843 ↗
3. A 75.3-dB SNDR 24-MS/s Ring Amplifier-Based Pipelined ADC Using Averaging Correlated Level Shifting and Reference Swapping for Reducing Errors from Finite Opamp Gain and Capacitor Mismatch10.1109/JSSC.2019.2891650 ↗
4. Stoeble, O., Dias, V., and Schwoerer, C. (2004, January 15–19). An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection. Proceedings of the 2004 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.
5. A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC10.1109/JSSC.2008.2006309 ↗
6. Background Digital Calibration Techniques for Pipelined ADC’s
7. Digital Calibration for Monotonic Pipelined A/D Converters10.1109/TIM.2004.834080 ↗
8. A Digital-Calibration Technique for Redundant Radix-4 Pipelined Analog-to-Digital Converters10.1109/TIM.2007.904569 ↗
9. Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs
10. Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization
11. Yang, Y., Lyu, Y., and Hu, Y. (June, January 27). A Mismatch Compensation Scheme for Cyclic-pipelined ADC via Dynamic Element Matching Technique. Proceedings of the 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA.10.1109/ISCAS48785.2022.9937524 ↗
12. A 11-Bit 1-GS/s 14.9 mW Hybrid Voltage-Time Pipelined ADC With Gain Error Calibration
13. A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC With Gain and Offset Calibrations10.1109/JSSC.2021.3137342 ↗
14. A Ratio–Independent Algorithmic Analog-to-Digital Conversion Technique10.1109/JSSC.1984.1052233 ↗
15. A 16b 120 MS/s Pipelined ADC Using an Auxiliary-Capacitor-Based Calibration Technique Achieving 90.5 dB SFDR in 0.18 μm CMOS
16. A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter10.1109/4.90028 ↗
17. A 14-bit 20-Msample/s CMOS pipelined ADC10.1109/4.924862 ↗
18. Lee, H.-S., Hodges, D., and Gray, P.R. (1984, January 22–24). A self-calibrating 12b 12s CMOS ADC. Proceedings of the 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA.
19. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-m CMOS10.1109/4.75065 ↗
20. A 2.5-V, 12-b, 5-MSample/s Pipelined CMOS ADC10.1109/4.545805 ↗
21. A Self-Calibration Method of a Pipeline ADC Based on Dynamic Capacitance Allotment10.1109/TVLSI.2022.3151479 ↗
22. A 10-bit 50-MS/s Pipelined ADC With Capacitor-Sharing and Variable-gm Opamp10.1109/JSSC.2009.2013761 ↗
23. Analysis of switched-capacitor common-mode feedback circuit10.1109/TCSII.2003.820253 ↗