Triple-Threshold Path-Based Static Power-Optimization Methodology (TPSPOM) for Designing SOC Applications Using 28 nm MTCMOS Technology
Source abstract
Abstract
The threshold voltage distribution technique is an effective way to reduce the static power consumption of integrated circuits. Several gate-level-based distribution algorithms have been proposed, but the optimization effect and run time still need further optimization when applied to very large-scale integration (VLSI) designs. This paper presents a triple-threshold path-based static power optimization methodology (TPSPOM) for low-power system-on-chip. This method obtains the path weights and cell weights from paths’ timing constraints and cells’ delay-to-power ratios, then uses them as indexes to distribute each cell to low-threshold voltage (LVT), standard-threshold voltage (SVT), or high-threshold voltage (HVT). The experimental results based on a 28 nm circuit containing 385,781 cells show that the TPSPOM method reduces static power consumption by 15.16% more than the critical-path aware power consumption optimization methodology (CAPCOM). At the same time, run time is reduced by 96.85%.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Low-power high-performance VLSI design · VLSI and FPGA Design Techniques · VLSI and Analog Circuit Testing
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Digital Grid Research Institute, China Southern Power Grid, Guangzhou 510670, China
College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou 310027, China
Electric Power Research Institute of Guizhou Power Grid Co., Ltd., Guiyang 550002, China
College of Electrical Engineering, Zhejiang University, Hangzhou 310027, China
School of Micro-Nano Electronics, Zhejiang University, Hangzhou 310027, China
Funding
National Key R&D Program of China
References (26)
Show source-provided references
1. Review on VLSI design using optimization and self-adaptive particle swarm optimization
2. Singh, V., Arya, S.K., and Kumar, M. (2018). Different Perspectives of Low Power Design for CMOS VLSI Circuits. Int. J. Electron. Eng., 604–613.
3. Comparing system level power management policies10.1109/54.914592 ↗
4. Caldari, M., Conti, M., Crippa, P., Orcioni, S., Solazzi, M., and Turchetti, C. (2002, January 15–18). Dynamic power management in an AMBA-based battery-powered system. Proceedings of the 9th International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia.
5. Zhang, J.F., Gao, R., Duan, M., Ji, Z., Zhang, W., and Marsland, J. (2022). Bias Temperature Instability of MOSFETs: Physical Processes, Models, and Prediction. Electronics, 11.10.3390/electronics11091420 ↗
6. An input controlled leakage restrainer transistor-based technique for leakage and short-circuit power reduction of 1-bit hybrid full adders10.1002/cta.3053 ↗
7. Ghosh, P., Saha, T., and Kumari, B. (2018). Industry Interactive Innovations in Science, Engineering and Technology, Springer.
8. Bai, N., Hu, Z., Wang, Y., and Xu, Y. (2022). Leakage Current Stability Analysis for Subthreshold SRAM. Electronics, 11.10.3390/electronics11081196 ↗
9. Dual-threshold voltage techniques for low-power digital circuits10.1109/4.848210 ↗
10. Narendra, S., De, V., Antoniadis, D., Chandrakasan, A., and Borkar, S. (2001, January 6–7). Scaling of stack effect and its application for leakage reduction. Proceedings of the 2001 International Symposium on Low Power Electronics and Design, Huntington Beach, CA, USA.10.1145/383082.383132 ↗
11. Park, J.C., Mooney, V.J., and Pfeiffenberger, P. (2004, January 15–17). Sleepy stack reduction of leakage power. Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini, Greece.10.1007/978-3-540-30205-6_17 ↗
12. Hanchate, N., and Ranganathan, N. (2004, January 5–9). A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors. Proceedings of the 17th International Conference on VLSI Design, Proceedings IEEE, Washington, DC, USA.
13. He, X., Al-Kadry, S., and Abdollahi, A. (2009, January 16–18). Adaptive leakage control on body biasing for reducing power consumption in CMOS VLSI circuit. Proceedings of the 2009 10th International Symposium on Quality Electronic Design, San Jose, CA, USA.10.1109/ISQED.2009.4810339 ↗
14. Survey on power optimization techniques for low power VLSI circuit in deep submicron technology10.5121/vlsic.2018.9101 ↗
15. Kuo, J.B., and Lin, S.C. (2004). Low-Voltage SOI CMOS VLSI Devices and Circuits, John Wiley & Sons.
16. Transistor Leakage Mechanisms and Power Reduction Techniques in CMOS VLSI Design
17. Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application10.1016/j.vlsi.2007.03.001 ↗
18. Huang, H.X., Shen, S.R., and Kuo, J.B. (2011, January 26–29). Cell-based leakage power reduction priority (CBLPRP) optimization methodology for designing SOC applications using MTCMOS technique. Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Madrid, Spain.10.1007/978-3-642-24154-3_15 ↗
19. Lin, G.J., Hsu, C.B., and Kuo, J.B. (2014, January 1–5). Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-V TH cells for low-power SOC designs. Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, Melbourne, Australia.10.1109/ISCAS.2014.6865491 ↗
20. Wei, L., Chen, Z., Johnson, M., Roy, K., and De, V. (1998, January 15–19). Design and optimization of low voltage high performance dual threshold CMOS circuits. Proceedings of the 35th Annual Design Automation Conference, San Francisco, CA, USA.10.1145/277044.277179 ↗
21. Samanta, D., and Pal, A. (2002, January 11). Optimal dual-V/sub T/assignment for low-voltage energy-constrained CMOS circuits. Proceedings of the ASP-DAC/VLSI Design 2002, 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design, Bangalore, India.10.1109/ASPDAC.2002.994918 ↗
22. Algorithms for minimizing standby power in deep submicrometer, dual-V/sub t/CMOS circuits10.1109/43.986424 ↗
23. Dynamic Threshold Static Power Optimization Techniques for the chip
24. Fan, R., Dandan, Z., and Xiaolang, Y. (2013, January 13–15). An algorithm for reducing leakage power based on dual-threshold voltage technique. Proceedings of the 2013 Fourth International Conference on Digital Manufacturing & Automation, Singapore.10.1109/ICDMA.2013.31 ↗
25. Bhasker, J., and Chadha, R. (2009). Static Timing Analysis for Nanometer Designs: A Practical Approach, Springer Science & Business Media.
26. El Motassadeq, T. (2011, January 24–26). CCS vs NLDM comparison based on a complete automated correlation flow between PrimeTime and HSPICE. Proceedings of the 2011 Saudi International Electronics, Communications and Photonics Conference (SIECPC), Riyadh, Saudi Arabia.10.1109/SIECPC.2011.5876976 ↗