Implementation and Performance Evaluation of the Frequency-Domain-Based Bit Flipping Controller for Stabilizing the Single-Bit High-Order Interpolative Sigma Delta Modulators
Source abstract
Abstract
This paper is an extension of the existing works on the frequency-domain-based bit flipping control strategy for stabilizing the single-bit high-order interpolative sigma delta modulator. In particular, this paper proposes the implementation and performs the performance evaluation of the control strategy. For the implementation, a frequency detector is used to detect the resonance frequencies of the input sequence of the sigma delta modulator. Then, a neural-network-based controller is used for finding the solution of the integer programming problem. Finally, the buffers and the combinational logic gates as well as an inverter are used for implementing the proposed control strategy. For the performance evaluation, the stability region in terms of the input dynamical range is evaluated. It is found that the control strategy can significantly increase the input dynamical range from 0.24 to 0.58. Besides, the control strategy can be applied to a wider class of the input signals compared to the clipping method.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Analog and Mixed-Signal Circuit Design · Numerical Methods and Algorithms · Low-power high-performance VLSI design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Information Engineering, Guangdong University of Technology, Guangzhou 510006, China
Funding
National Nature Science Foundation of China · Team Project of the Education Ministry of the Guangdong Provinc · Guangdong Higher Education Engineering Technology Research Center for Big Data on Manufacturing Knowledge Patent · Guangdong Province Intellectual Property Key Laboratory Project · Hong Kong Innovation and Technology Commission, Enterprise Support Scheme
References (23)
Show source-provided references
1. Zeng, Y.-F., Ling, W.-K., Gui, Y., Yang, Z., and Dai, Q. (2016, January 19–21). Stabilization of single bit high order interpolative sigma delta modulators for analog-to-digital conversion in wireless mobile handset based electromyogram acquisition system. Proceedings of the 2016 IEEE 14th International Conference on Industrial Informatics (INDIN), Poitiers, France.10.1109/INDIN.2016.7819334 ↗
2. Stability and Performance of Single-Bit Sigma-Delta Modulators Operated in Quasi-Sliding Mode10.1007/s00034-004-1208-7 ↗
3. A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters10.1109/TCOM.1974.1092194 ↗
4. Design of Interpolative Sigma Delta Modulators Via Semi-Infinite Programming10.1109/TSP.2006.880338 ↗
5. FPGA-Based Test-Bench for Resonant Inverter Load Characterization10.1109/TII.2012.2226184 ↗
6. FPGA Implementation of a Hybrid Sensorless Control of SMPMSM in the Whole Speed Range10.1109/TII.2012.2221132 ↗
7. Reefman, D., and Janssen, E. (2002). Signal Processing for Direct Stream Digital: A Tutorial for Digital Sigma Delta Modulation and 1-bit Digital Audio Processing, Philips Research Eindhoven.
8. System-Level Power Optimization of Digital Audio Back End for Hearing Aids
9. Global stability, limit cycles and chaotic behaviors of second order interpolative sigma delta modulators10.1142/S0218127411029410 ↗
10. An empirical study of high-order single-bit delta-sigma modulators10.1109/82.242348 ↗
11. Fuzzy Impulsive Control of High-Order Interpolative Low-Pass Sigma–Delta Modulators10.1109/TCSI.2006.882825 ↗
12. Lee, K.-S., and Haddad, A. (2006, January 28–30). Quantum level for stochastic discrete-time sliding modes. Proceedings of the American Control Conference, Minneapolis, MN, USA.
13. A digital dual-state-variable predictive controller for high switching frequency buck converter with improved Σ-Δ DPWM10.1109/TII.2012.2193407 ↗
14. Limit Cycle Synchronization of Nonlinear Systems with Matched and Unmatched Uncertainties Based on Finite-Time Disturbance Observer10.1007/s00034-019-01134-w ↗
15. An algorithm for computing convex positively invariant sets for delta-sigma modulators10.1109/81.558440 ↗
16. On Frequency Detection Capability of Full-Rate Linear and Binary Phase Detectors
17. A 400 Mb/s∼2.5 Gb/s referenceless CDR IC using intrinsic frequency detection capability of half-rate linear phase detector10.1109/TCSI.2016.2587751 ↗
18. Simple high-resolution CMOS phase frequency detector10.1049/el.2015.2992 ↗
19. Augmented Hopfield network for mixed-integer programming10.1109/72.750578 ↗
20. Minimization of the 0-1 linear programming problem under linear constraints by using neural networks: Synthesis and analysis10.1109/81.502215 ↗
21. Smart-Grid Backbone Network Real-Time Delay Reduction via Integer Programming10.1109/TNNLS.2015.2422699 ↗
22. Nonlinear behaviors of bandpass sigma delta modulators with stable system matrices10.1109/TCSII.2006.882805 ↗
23. Polynomial time solvable algorithms to a class of unconstrained and linearly constrained binary quadratic programming problems10.1016/j.neucom.2015.09.130 ↗