XOR Multiplexing Technique for Nanocomputers
Source abstract
Abstract
In emerging nanotechnologies, due to the manufacturing process, a significant percentage of components may be faulty. In order to make systems based on unreliable nano-scale components reliable, it is necessary to design fault-tolerant architectures. This paper presents a novel fault-tolerant technique for nanocomputers, namely the XOR multiplexing technique. This hardware redundancy technique is based on a numerous duplication of faulty components. We analyze the error distributions of the XOR multiplexing unit and the error distributions of multiple stages of the XOR multiplexing system, then compare them to the NAND multiplexing unit and the NAND multiplexing multiple stages system, respectively. The simulation results show that XOR multiplexing is more reliable than NAND multiplexing. Bifurcation theory is used to analyze the fault-tolerant ability of the system and the results show that XOR multiplexing technique has a high fault-tolerant ability. Similarly to the NAND multiplexing technique, this fault-tolerant technique is a potentially effective fault tolerant technique for future nanoelectronics.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Radiation Effects in Electronics · Quantum-Dot Cellular Automata · Advancements in Semiconductor Devices and Circuit Design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
College of Information and Communication Engineering, Harbin Engineering University, Harbin 150001, China
College of Automation, Harbin Engineering University, Harbin 150001, China
Department of Computer Science, Middlesex University, London NW4 4BT, UK
Funding
National Science Foundation of China
References (26)
Show source-provided references
1. Tseng, L., Wu, Y., Pan, H., Aloqaily, M., and Boukerche, A. (2019, January 9–13). Reliable Broadcast in Networks with Trusted Nodes. Proceedings of the 2019 IEEE Global Communications Conference (GLOBECOM), Waikoloa, HI, USA.10.1109/GLOBECOM38437.2019.9013797 ↗
2. Providing secure and reliable communication for next generation networks in smart cities10.1016/j.scs.2020.102080 ↗
3. Generating human-like soccer primitives from human data10.1016/j.robot.2009.03.005 ↗
4. Zheng, G., Zhang, H.T., Zhou, K.M., and Hu, H.S. (2019, January 5–7). Using Machine Learning Techniques to Optimize Fall Detection Algorithms in Smart Wristband. Proceedings of the 2019 25th International Conference on Automation and Computing (ICAC), Lancaster, UK.10.23919/IConAC.2019.8895065 ↗
5. Sakhnini, J., Karimipour, H., Dehghantanha, A., Parizi, R.M., and Srivastava, G. (2019). Security aspects of Internet of Things aided smart grids: A bibliometric survey. Internet Things, 100111.10.1016/j.iot.2019.100111 ↗
6. A bidirectional congestion control transport protocol for the internet of drones10.1016/j.comcom.2020.01.072 ↗
7. An intelligent healthcare system for detection and classification to discriminate vocal fold disorders10.1016/j.future.2018.02.021 ↗
8. A distributed node deployment algorithm for underwater wireless sensor networks based on virtual forces10.1016/j.sysarc.2019.01.010 ↗
9. FPGA based multiple fault tolerant and recoverable technique using triple modular redundancy (FRTMR)10.1016/j.procs.2016.03.109 ↗
10. Multi-objective evolutionary design of selective triple modular redundancy systems against SEUs10.1016/j.cja.2015.03.005 ↗
11. Siozios, K., Savidis, I., and Soudris, D. (2016, January 18–21). A framework for exploring alternative fault-tolerant schemes targeting 3-D reconfigurable architectures. Proceedings of the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, Agios Konstantinos, Greece.10.1109/SAMOS.2016.7818369 ↗
12. Choice of granularity for reliable circuit design using dynamic reconfiguration10.1016/j.microrel.2016.04.001 ↗
13. Banerjee, S., and Rao, W. (2017, January 16–19). A local reconfiguration based scalable fault tolerant many-processor array. Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), Chiba/Tokyo, Japan.10.1109/ASPDAC.2017.7858361 ↗
14. Markov chains and probabilistic computation-A general framework for multiplexed nanoelectronic systems10.1109/TNANO.2004.834192 ↗
15. Probabilistic logics and the synthesis of reliable organisms from unreliable components
16. Voicu, G.R., and Cotofana, S.D. (2013, January 15–17). Towards heterogenous 3D-stacked reliable computing with von Neumann multiplexing. Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, Brooklyn, New York, NY, USA.10.1109/NanoArch.2013.6623056 ↗
17. Gucwa, K. (2012, January 20–23). On simulation of multiplexed architecture for fault-tolerant nanoelectronic systems. Proceedings of the 12th IEEE Conference on Nanotechnology, Birmingham, UK.10.1109/NANO.2012.6322017 ↗
18. Devices and input vectors are shaping von Neumann multiplexing10.1109/TNANO.2010.2059036 ↗
19. Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures10.1109/TNANO.2005.851251 ↗
20. Bhaduri, D., and Shukla, S.K. (2004, January 16–19). Reliability evaluation of von Neumann multiplexing based defect-tolerant majority circuits. Proceedings of the 4th IEEE Conference on Nanotechnology, Munich, Germany.
21. Comparing reliability-redundancy tradeoffs for two von Neumann multiplexing architectures10.1109/TNANO.2007.891504 ↗
22. A system architecture solution for unreliable nanoelectronic devices10.1109/TNANO.2002.807393 ↗
23. Bifurcations and fundamental error bounds for fault tolerant computations10.1109/TNANO.2005.851289 ↗
24. A defect- and fault-tolerant architecture for nanocomputers10.1088/0957-4484/14/2/324 ↗
25. Han, J. (2004). Fault-Tolerant Architectures for Nanoelectronic and Quantum Devices, Tsinghua University.
26. Ibrahim, W., Beiu, V., and Beg, A. (2010, January 14–15). On NOR-2 von Neumann multiplexing. Proceedings of the 2010 5th International Design and Test Workshop, Abu Dhabi, UAE.10.1109/IDT.2010.5724410 ↗