Inhibited Channel Potential of 3D NAND Flash Memory String According to Transient Time
Source abstract
Abstract
The channel potential of natural local self-boosting (NLSB) effects in 16-layer 3D NAND flash memory was analyzed according to transient time. After a program pulse was applied to the selected word line (WL) of the inhibited string channel, the channel potential of the selected WL increased owing to NLSB. The channel potential of the selected WL, increased by NLSB, was analyzed as a function of the threshold voltage (Vth) of the adjacent cell and according to the change in time. The analysis confirmed that the channel potential value decreased gradually over time. However, it was confirmed that the rate at which the channel potential decreases was different depending on the Vth of the adjacent cell. The number of electrons in nitride is different for each Vth. These electrons affect the holes of the spacer and channel. The analysis also confirmed that the movement of electrons was caused by the difference in the hole concentration in the spacer and channel.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Data Storage Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electronics Engineering, Korea National University of Transportation, Room No. 326, Smart ICT Building, 50 Daehak-ro, Chungju-si 27469, Chungbuk, Republic of Korea
Funding
National R&D Program through the National Research Foundation of Korea (NRF) · Basic Science Research Program through the National Research Foundation of Korea (NRF)
References (18)
Show source-provided references
1. Threedimensional NAND flash architecture design based on single-crystalline stacked array10.1109/TED.2011.2170841 ↗
2. A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate10.1109/JSSC.2015.2474117 ↗
3. Jang, J., Kim, H.S., Cho, W., Cho, H., Kim, J., Shim, S.I., Jeong, J.H., Son, B.K., Kim, D.W., and Shim, J.J. (2009, January 15–17). Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra-high density NAND flash memory. Proceedings of the 2009 Symposium on VLSI Technology, Kyoto, Japan.
4. A new programming method to alleviate the program speed variation in three-dimensional stacked array NAND flash memory10.5573/JSTS.2014.14.5.566 ↗
5. Jeong, M.-K., Joe, S.-M., Jo, B.-S., Kang, H.-J., Bae, J.-H., Han, K.-R., Choi, E., Cho, G., Park, S.-K., and Park, B.-G. (2012, January 10–13). Characterization of traps in 3-D stacked NAND flash memory devices with tubetype poly-Si channel structure. Proceedings of the 2012 International Electron Devices Meeting, San Francisco, CA, USA.10.1109/IEDM.2012.6479010 ↗
6. Park, Y., Lee, J., Cho, S.S., Jin, G., and Jung, E. (2014, January 1–5). Scaling and reliability of NAND flash devices. Proceedings of the 2014 IEEE International Reliability Physics Symposium, Waikoloa, HI, USA.
7. Direct field effect of neighboring cell transistor on cell-to-cell interference of NAND flash cell arrays10.1109/LED.2008.2009555 ↗
8. Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming10.1109/JSSC.2014.2352293 ↗
9. Ham, I., Jeong, Y., Baik, S.J., and Kang, M. (2020). Ferroelectric polarization aided low voltage operation of 3D NAND flash memories. Electronics, 10.10.3390/electronics10010038 ↗
10. Down-coupling phenomenon of floating channel in 3D NAND flash memory10.1109/LED.2016.2619903 ↗
11. (2020, February 03). Atlas User’s Manual, Silvaco Version. 5.19.20. Available online: http://www.silvaco.com/products/tcad/device_simulation/atlas/atlas.html.
12. Kim, H., and Kang, M. (2023, February 03). Analysis of DCP and NLSB Recovery Time in 3D NAND Flash Memory. Knut Dcollection. Available online: http://www.dcollection.net/handler/chains/200000667859.
13. Modeling of VTH shift in NAND Flash memory cell device considering crosstalk and short channel effect10.1109/TED.2008.916769 ↗
14. New source/drain hot carrier injection disturbance of NAND Flash devices10.3938/jkps.56.142 ↗
15. Lee, J.-D., Lee, C.-K., Lee, M.-W., Kim, H.-S., Park, K.-C., and Lee, W.-S. (2006, January 12–16). A new programming disturbance phenomenon in NAND Flash memory by source/drain hot-electron generated by GIDL current. Proceedings of the 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, USA.
16. Modeling NAND Flash memories for IC design10.1109/LED.2008.2003179 ↗
17. Lee, D., Chang, I.J., Yoon, S.-Y., Jang, J., Jang, D.-S., Hahn, W.-G., Park, J.-Y., Kim, D.-G., Yoon, C., and Lim, B.-S. (2012, January 19–23). A 64Gb 533Mb/s DDR interface MLC NAND Flash in sub-20nm technology. Proceedings of the 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.10.1109/ISSCC.2012.6177077 ↗
18. Natural local self-boosting effect in 3D NAND flash memory10.1109/LED.2017.2736541 ↗