Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans Based on Evolvable Hardware
Source abstract
Abstract
Hardware Trojans (HTs) are malicious hardware components designed to leak confidential information or cause the chip/circuit on which they are integrated to malfunction during operation. When we deploy such hardware platforms for edge computing, FPGA-based implementations of Coarse-Grained Reconfigurable Array (CGRA) are also currently falling victim to HT insertion. However, for CGRA, an evolvable hardware (EHW) platform, which has the ability to dynamically change its configuration and behavioral characteristics based on inputs from the environment, provides us with a new way to mitigate HT attacks. In this regard, we investigate the feasibility of using EHW to mitigate HTs that disrupt normal functionality in CGRA in this paper. When it is determined that HT is inserted into certain processing elements (PEs), the array autonomously reconfigures the circuit structure based on an evolutionary algorithm (EA) to avoid the use of HT-infected (HT-I) PEs. We show that the proposed approach is applicable to: (1) hardware platforms that support coarse-grained reconfiguration; and (2) pure combinatorial circuits. In a simulation environment built in Python, this paper reports experimental results for two target evolutionary circuits and outlines the effectiveness of the proposed method.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Physical Unclonable Functions (PUFs) and Hardware Security · Neuroscience and Neural Engineering · CRISPR and Genetic Engineering
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
School of Computer Science and Technology, Xidian University, Xi’an 710071, China
Funding
National Natural Science Foundation of China · Fundamental Research Funds for the Central Universities · Natural Science Basic Research Program of Shaanxi · Key Research and Development Program of Shannxi Province · Key Laboratory of Smart Human Computer Interaction and Wearable Technology of Shaanxi Province
References (31)
Show source-provided references
1. Hardware trojan: Research progress and new trends on key problems
2. A new hardware Trojan detection technique using deep convolutional neural network10.1016/j.vlsi.2021.03.001 ↗
3. Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure10.1109/TCAD.2020.2977069 ↗
4. A side-channel analysis for hardware Trojan detection based on path delay measurement10.1142/S0218126618501384 ↗
5. Nguyen, L.N., Yilmaz, B.B., Prvulovic, M., and Zajic, A. (2020, January 7–11). A Novel Golden-Chip-Free Clustering Technique Using Backscattering Side Channel for Hardware Trojan Detection. Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), San Jose, CA, USA.10.1109/HOST45689.2020.9300127 ↗
6. Fault analysis-based logic encryption10.1109/TC.2013.193 ↗
7. Samimi, M.S., Aerabi, E., Kazemi, Z., Fazeli, M., and Patooghy, A. (2016, January 4–6). Hardware enlightening: No where to hide your hardware trojans!. Proceedings of the 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), Sant Feliu de Guixols, Spain.10.1109/IOLTS.2016.7604712 ↗
8. A multi-layer hardware trojan protection framework for IoT chips10.1109/ACCESS.2019.2896479 ↗
9. Chen, J., Dong, C., Zhang, F., and He, G. (2019, January 16–18). A Hardware-Trojans detection approach based on eXtreme Gradient Boosting. Proceedings of the 2nd International Conference on Computer and Communication Engineering Technology (CCET), Beijing, China.10.1109/CCET48361.2019.8988946 ↗
10. Runtime identification of hardware Trojans by feature analysis on gate-level unstructured data and anomaly detection10.1145/3391890 ↗
11. Inoue, T., Hasegawa, K., Kobayashi, Y., Yanagisawa, M., and Togawa, N. (2018, January 2–5). Designing subspecies of hardware Trojans and their detection using neural network approach. Proceedings of the 8th International Conference on Consumer Electronics-Berlin (ICCE-Berlin), Berlin, Germany.10.1109/ICCE-Berlin.2018.8576247 ↗
12. Design and Implementation of Hardware Trojan Detection Algorithm for Coarse-grained Reconfigurable Arrays
13. A survey on machine learning against hardware trojan attacks: Recent advances and challenges10.1109/ACCESS.2020.2965016 ↗
14. A Hardware Trojan Detection and Diagnosis Method for Gate-Level Netlists Based on Different Machine Learning Algorithms10.1142/S0218126622501353 ↗
15. Evolutionary fault tolerance method based on virtual reconfigurable circuit with neural network architecture10.1109/TEVC.2017.2779874 ↗
16. An evolvable combinational unit for FPGAs
17. Aravind, A.R., Kesavaraman, S.R., Balasubramanian, K., Yamuna, B., and Lingasubramaniam, K. (2018, January 12–14). Effect of hardware Trojans on the performance of a coded communication system. Proceedings of the 2018 IEEE International Conference on Consumer Electronics (ICCE), Las Vegas, NV, USA.10.1109/ICCE.2018.8326193 ↗
18. On the feasibility of using evolvable hardware for hardware Trojan detection and prevention10.1016/j.asoc.2020.106247 ↗
19. DRMaSV: Enhanced Capability against Hardware Trojans in Coarse Grained Reconfigurable Architectures10.1109/TCAD.2017.2729340 ↗
20. Hubner, M., Figuli, P., Girardey, R., Soudris, D., Siozios, K., and Becker, J. (2011, January 16–20). A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture. Proceedings of the 2011 IEEE International Parallel and Distributed Processing Workshops and PhD Forum (IPDPSW), Anchorage, AK, USA.10.1109/IPDPS.2011.135 ↗
21. Heyse, K., Davidson, T., Vansteenkiste, E., Bruneel, K., and Stroobandt, D. (2013, January 2–4). Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAs. Proceedings of the 23rd International Conference on Field Programmable Logic and Applications, Porto, Portugal.10.1109/FPL.2013.6645516 ↗
22. Kulkarni, A., Vasteenkiste, E., Stroobandt, D., Brokalakis, A., and Nikitakis, A. (2016, January 23–27). A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications. Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Chicago, IL, USA.10.1109/IPDPSW.2016.13 ↗
23. Fricke, F., Werner, A., Shahin, K., Werner, F., and Hübner, M. (2019, January 20–24). Automatic Tool-Flow for Mapping Applications to an Application-Specific CGRA Architecture. Proceedings of the 2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Rio de Janeiro, Brazil.10.1109/IPDPSW.2019.00033 ↗
24. Engelbrecht, A.P. (2007). Computational Intelligence: Introduction to Evolutionary Computation, Wiley.10.1002/9780470512517 ↗
25. Wang, J., Piao, C.H., and Lee, C.H. (2007, January 21–23). Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel. Proceedings of the International Conference on Evolvable Systems: From Biology to Hardware, Wuhan, China.10.1007/978-3-540-74626-3_3 ↗
26. Complete hardware evolution based SoPC for evolvable hardware10.1016/j.asoc.2013.12.014 ↗
27. López, B., Valverde, J., de la Torre, E., and Riesgo, T. (2014, January 14–17). Power-aware multi-objective evolvable hardware system on an FPGA. Proceedings of the 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Leicester, UK.10.1109/AHS.2014.6880159 ↗
28. Bao, Z.G., and Watanabe, T. (2008, January 24–25). A New Approach for Circuit Design Optimization using Genetic Algorithm. Proceedings of the 2008 International SoC Design Conference, Busan, Korea.
29. Evolutionary Design of Digital Circuits Using Improved Multi Expression Programming (IMEP)
30. Ashraf, R., Luna, F., Dechev, D., and DeMara, R. (2012, January 26–30). Designing digital circuits for FPGAs using parallel genetic algorithms (WIP). Proceedings of the Symposium on Theory of Modeling and Simulation-DEVS Integrative M&S Symposium, Orlando, FL, USA.
31. Drimer, S. (2022, April 25). Volatile FPGA Design Security—A Survey. Available online: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.105.3354.