Area-Efficient FFT Kernel with Improved Use of GI for Multistandard MIMO-OFDM Applications
Source abstract
Abstract
This study presents a fast Fourier transform (FFT) kernel for multistandard applications, which employ multiple-input, multiple-output orthogonal frequency-division multiplexing (MIMO-OFDM). The proposed design uses a mixed-radix, mixed-multipath delay-feedback (MRM2DF) structure, which enables 4/5/6-stream 64/128-point FFT. This approach allows the effective usage of guard intervals (GI) in conjunction with a novel resource-sharing scheme to improve area efficiency. An area-reduced constant multiplication unit and sorting buffer with minimal memory size further reduced an area overhead. A test chip was designed using UMC 90-nm technology, and was evaluated through post-layout simulation. The proposed design outperformed previous works in terms of the throughput per area.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Digital Filter Design and Implementation · Analog and Mixed-Signal Circuit Design · Video Coding and Compression Technologies
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Information and Computer Engineering Department, Chung Yuan Christian University, Taoyuan 32023, Taiwan
Department of Electronics Engineering, Chang Gung University, and Institute for Radiological Research, Chang Gung University/Chang Gung Memorial Hospital, Taoyuan 33302, Taiwan
Funding
Ministry of Science and Technology, Taiwan
References (33)
Show source-provided references
1. Road to future broadband wireless access: MIMO-OFDM-based air interface10.1109/MCOM.2005.1381875 ↗
2. Adaptive uniform channel decomposition in MU-MIMO-OFDM: Application to IEEE 802.11ac10.1109/TWC.2015.2396513 ↗
3. Performance—complexity comparison of receivers for a LTE MIMO–OFDM system10.1109/TSP.2010.2044290 ↗
4. Dahlman, E., Parkvall, S., and Skold, J. (2016). 4G—LTE-Advanced Pro and the Road to 5G, Academic Press.
5. The new 5G radio access technology10.1109/MCOMSTD.2017.1700042 ↗
6. A multi-mode IFFT/FFT processor for IEEE 802.11ac: Design and implementation10.1002/wcm.2643 ↗
7. Power and area minimization of reconfigurable FFT processors: A 3GPP-LTE example10.1109/JSSC.2011.2176163 ↗
8. A low-power, high-performance, 1024-point FFT processor10.1109/4.748190 ↗
9. Shousheng, H., and Torkelson, M. (1998, January 22). Designing pipeline FFT processor for OFDM (de)modulation. Proceedings of the URSI International Symposium on Signals, System, and Electron, Pisa, Italy.
10. New continuous-flow mixed radix (CFMR) FFT using novel in-place strategy10.1109/TCSI.2005.846667 ↗
11. An energy-efficient partial FFT processor for the OFDMA communication system
12. Area-delay-energy efficient VLSI architecture for scalable in-place computation of FFT on real data10.1109/TCSI.2018.2873720 ↗
13. Multimode memory-based FFT processor for wireless display FD-OCT medical systems10.1109/TCSI.2014.2327315 ↗
14. A novel conflict-free parallel memory access scheme for FFT processors
15. A high-flexible low-latency memory-based FFT processor for 4G, WLAN, and future 5G10.1109/TVLSI.2018.2879675 ↗
16. Hwang, Y.T., Chen, Y.J., and Chen, W.D. (November, January 30). Scalable FFT Kernel designs for MIMO OFDM based communication systems. Proceedings of the IEEE Conferrence TENCON, Taipei, Taiwan.
17. Hung, C.L., Long, S.S., and Shiue, M.T. (2009, January 24–27). A low power and variable-length FFT processor design for flexible MIMO OFDM systems. Proceedings of the IEEE International Symposium on Circuits and System (ISCAS), Taipei, Taiwan.10.1109/ISCAS.2009.5117846 ↗
18. Continuous-flow parallel bit-reversal circuit for MDF and MDC FFT architectures10.1109/TCSI.2014.2327271 ↗
19. Low-power variable length fast Fourier transform processor10.1049/ip-cdt:20041224 ↗
20. MDC FFT/IFFT processor with variable length for MIMO-OFDM systems10.1109/TVLSI.2012.2194315 ↗
21. An area efficient FFT/IFFT processor for MIMO OFDM WLAN 802.11n10.1007/s11265-008-0264-9 ↗
22. Variable length mixed radix MDC FFT/IFFT processor for MIMO-OFDM application10.1049/iet-cdt.2017.0018 ↗
23. Yoshizawa, S., Orikasa, A., and Miyanaga, Y. (2011, January 15–19). An area and power efficient pipeline FFT processor for 8×8 MIMO-OFDM systems. Proceedings of the IEEE International Symposium on Circuits and System (ISCAS), Rio de Janeiro, Brazil.10.1109/ISCAS.2011.5938163 ↗
24. A 1-GS/s FFT/IFFT processor for UWB applications10.1109/JSSC.2005.852007 ↗
25. Design of an FFT/IFFT processor for MIMO OFDM systems10.1109/TCSI.2006.888664 ↗
26. Liu, H., and Lee, H. (December, January 30). A high performance four-parallel 128/64-point radix-24 FFT/IFFT processor for MIMO-OFDM systems. Proceedings of the IEEE Asia Pacific Conference on Circuits and System (APCCAS), Macao, China.
27. A 2.4-Gsample/s DVFS FFT processor for MIMO OFDM communication systems10.1109/JSSC.2008.920320 ↗
28. An area- and energy-efficient multimode FFT processor for WPAN/WLAN/WMAN systems10.1109/JSSC.2012.2187406 ↗
29. Liu, L., Ren, J., Wang, X., and Ye, F. (2007, January 27–30). Design of low-power, 1GS/s throughput FFT processor for MIMO-OFDM UWB communication system. Proceedings of the IEEE International Symposium Circuits and System (ISCAS), New Orleans, LA, USA.10.1109/ISCAS.2007.377846 ↗
30. Oh, J.Y., and Lim, M.S. (2005, January 2–4). Area and power efficient pipeline FFT algorithm. Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS), Athens, Greece.
31. A low latency FFT/IFFT architecture for massive MIMO systems utilizing OFDM guard bands10.1109/TCSI.2019.2896042 ↗
32. A 64-point Fourier transform hip for high-speed wireless LAN application using OFDM10.1109/JSSC.2003.822776 ↗
33. A 2.4 GS/s FFT processor for OFDM based WPAN applications