journal article·2021-01-20Open access

Machine Learning Based Energy-Efficient Design Approach for Interconnects in Circuits and Systems

Hung Khac Le, SoYoung Kim

Applied Sciences· Volume 11· Issue 3

Abstract

In this paper, we propose an efficient design methodology for energy-efficient off-chip interconnect. This approach leverages an artificial neural network (ANN) as a surrogate model that significantly improves design efficiency in the frequency-domain. This model utilizes design specifications as the constraint functions to guarantee the satisfaction of design requirements. Additionally, a specified objective function to select low-loss and low-noise structure is employed to determine the optimal case from a large design space. The proposed design flow can find the optimum design that gives maximum eye height (EH) with the largest allowable transmitter supply voltage (VTX) reduction for minimum power consumption. The proposed approach is applied to the microstrip line and stripline structures with single-ended and differential signals for general applicability. For the microstrip line, the proposed methodology performs at a performance speed with 42.7 and 0.5 s per structure for the data generation and optimization process, respectively. In addition, the optimal microstrip line design achieves a 25%VTX reduction. In stripline structures, it takes 31.9 s for the data generation and 0.6 s for the optimization process per structure when the power efficiency reaches a maximum 30.7% peak to peak VTX decrease.
Source: crossref · Quality: baseline

Research context

OpenAlex topics: 3D IC and TSV technologies · Electromagnetic Compatibility and Noise Suppression · VLSI and FPGA Design Techniques

SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.

Affiliations

College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea

Funding

National Research Foundation of Korea

References (22)

Show source-provided references
1. Hardware Designs for Security in Ultra-Low-Power IoT Systems: An Overview and Survey10.1109/MM.2017.4241357 ↗
2. Fu, B., Wolpert, D., and Ampadu, P. (2009, January 10–13). Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links. Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, San Diego, CA, USA.
3. Kim, B., and Stojanovic, V. (2007, January 4–8). Equalized interconnects for on-chip networks: Modeling and optimization framework. Proceedings of the 2007 IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, USA.
4. Wang, Y., and Wu, H. (2017, January 24–26). Design high bandwidth-density, low latency and energy efficient on-chip interconnect. Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Taipei, Taiwan.10.1109/ISLPED.2017.8009171 ↗
5. An Energy-Efficient Equalized Transceiver for RC-Dominant Channels10.1109/JSSC.2010.2047458 ↗
6. Design and Analysis of Energy-Efficient Reconfigurable Pre-Emphasis Voltage-Mode Transmitters10.1109/JSSC.2013.2258790 ↗
7. Design of Energy-Efficient High-Speed Links via Forward Error Correction
8. Jung, K., Lu, Y., and Alon, E. (2011, January 7–10). Power analysis and optimization for high-speed I/O transceivers. Proceedings of the 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), Seoul, Korea.10.1109/MWSCAS.2011.6026623 ↗
9. Energy-aware analysis of electrically long high speed I/O links
10. Energy-aware signal integrity analysis for high-speed PCB links
11. Physics-based via and trace models for efficient link simulation on multilayer structures up to 40 GHz10.1109/TMTT.2009.2025470 ↗
12. Modeling of striplines between a power and a ground plane10.1109/TADVP.2006.872998 ↗
13. Fast and Precise High-Speed Channel Modeling and Optimization Technique Based on Machine Learning
14. Ambasana, N., Gope, D., Mutnury, B., and Anand, G. (2015, January 25–28). Automated Frequency Selection for Machine Learning based EH/EW prediction from S-Parameters. Proceedings of the 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, USA.10.1109/EPEPS.2015.7347128 ↗
15. Eye Height/Width Prediction From S-Parameters Using Learning-Based Models10.1109/TCPMT.2016.2552081 ↗
16. S-Parameter and Frequency Identification Method for ANN-Based Eye-Height/Width Prediction10.1109/TCPMT.2017.2661065 ↗
17. Yu, L., and Liu, H. (2003, January 21–24). Feature selection for high-dimensional data: Fast correlation-based filter solution. Proceedings of the 20th International Conference on Machine Learning (ICML-03), Washington, DC, USA.
18. On the feature selection criterion based on an approximation of multidimensional mutual information10.1109/TPAMI.2010.62 ↗
19. Ooi, K.S., Kong, C.L., Goay, C.H., Ahmad, N.S., and Goh, P. (2019). Crosstalk modeling in high-speed transmission lines by multilayer perceptron neural networks. Neural Comput. Appl., 32.10.1007/s00521-019-04252-3 ↗
20. Pozar, D.M. (2012). Microwave Engineering, John Wiley & Sonc Inc.. [4th ed.].
21. (2019). ANSYS Electronics Desktop 2019, ANSYS. Available online: https://www.ansys.com/products/electronics.
22. Interconnection channel capacity under crosstalk noise