Design of Robust Fault-Tolerant Finite-State Machines for Unmanned Aerial Vehicles
Source abstract
Abstract
Enhancing the robustness and fault tolerance of finite-state machines (FSMs) is crucial for safety-critical systems, such as transportation control systems and medical equipment. This issue becomes particularly important when developing control units for unmanned aerial vehicles (UAVs), which are exposed to external disturbances from electronic warfare (EW) systems. Under such conditions, traditional methods for creating fault-tolerant finite-state machines (FTFSMs), initially designed to address the effects of ionizing radiation that cause rare single-event upsets (SEUs), are often ineffective. This paper proposes a novel method for developing FTFSMs that can withstand multi-bit upsets (MBUs) affecting the FSM’s wires and memory cells due to external disturbances. The FTFSM architecture additionally includes an output register and a concurrent error detection (CED) circuit. When a fault is detected, the FTFSM switches to standby mode. Once the external disturbance ceases, the FTFSM resumes normal operation from the point of interruption without altering the control algorithm. In cases of critical errors, the FSM circuit can be reconfigured via the system processor. Experimental studies have shown that the proposed approach incurs exceptionally low overhead costs. Additionally, the paper presents a technique for calculating the probability of fault detection for FTFSMs implemented in field-programmable gate arrays (FPGAs).
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Radiation Effects in Electronics · Distributed systems and fault tolerance · Interconnection Networks and Systems
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Faculty of Computer Science, Bialystok University of Technology, Wiejska 45A, 15-351 Bialystok, Poland
Funding
Bialystok University of Technology
References (37)
Show source-provided references
1. A new controller architecture for high performance, robust, and fault-tolerant control10.1109/9.956059 ↗
2. Electronic warfare cyberattacks, countermeasures and modern defensive strategies of UAV avionics: A survey10.1109/ACCESS.2025.3561068 ↗
3. Error detecting and error correcting codes10.1002/j.1538-7305.1950.tb00463.x ↗
4. Bradley, D., and Tyrrell, A. (2002, January 12–17). A hardware immune system for benchmark state machine error detection. Proceedings of the 2002 Congress on Evolutionary Computation, Honolulu, HI, USA.
5. Probabilistic detection of FSM single state-transition faults based on state occupancy measurements10.1109/TAC.2005.860270 ↗
6. Rokas, K., Makris, Y., and Gizopoulos, D. (2003, January 5). Low cost convolutional code based concurrent error detection in FSMs. Proceedings of the 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, MA, USA.
7. SPaRe: Selective partial replication for concurrent fault-detection in FSMs10.1109/TIM.2003.818733 ↗
8. Concurrent fault detection in microprogrammed control units10.1109/TC.1985.1676637 ↗
9. Optimized synthesis of concurrently checked controllers10.1109/12.54835 ↗
10. Zeng, C., Saxena, N., and McCluskey, E.J. (1999, January 30). Finite state machine synthesis with concurrent error detection. Proceedings of the International Test Conference, Atlantic City, NJ, USA.
11. Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes10.1023/A:1008344603814 ↗
12. Salauyou, V. (2023, January 22–24). Fault detection of Moore finite state machines by structural models. Proceedings of the International Conference on Computer Information Systems and Industrial Management, Tokyo, Japan.10.1007/978-3-031-42823-4_29 ↗
13. Structural models for failure detection of Moore finite-state machines10.1134/S1064230723060102 ↗
14. Structural models of Mealy finite state machines detecting faults in control systems10.32620/reks.2023.3.14 ↗
15. The use of triple-modular redundancy to improve computer reliability10.1147/rd.62.0200 ↗
16. Selective triple modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs10.1109/TNS.2004.834955 ↗
17. Kastensmidt, F.L., Sterpone, L., Carro, L., and Reorda, M.S. (2005, January 7–11). On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. Proceedings of the Design, Automation and Test in Europe, Munich, Germany.
18. A new reliability-oriented place and route algorithm for SRAM-based FPGAs10.1109/TC.2006.82 ↗
19. Enhanced reliability of finite-state machines in FPGA through efficient fault detection and correction10.1109/TR.2005.853438 ↗
20. Cassel, M., and Lima, F. (2006, January 10–12). Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs. Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS’06), Lake Como, Italy.
21. Self-voting dual-modular-redundancy circuits for single-event-transient mitigation10.1109/TNS.2008.2005583 ↗
22. Fault tolerant sequential machines10.1109/T-C.1971.223101 ↗
23. Realization of fail-safe sequential machines by using a k-out-of-n code10.1109/T-C.1971.223127 ↗
24. Design of fail-safe sequential machines using separable codes10.1109/TC.1978.1675078 ↗
25. Burke, G.R., and Taft, S. (2004). Fault Tolerant State Machines, Jet Propulsion Laboratory, National Aeronautics and Space Administration.
26. Leveugle, R., Rochet, R., Saucier, G., Martinez, L., and Pitot, C. (1993, January 22–24). A synthesis tool for fault-tolerant finite state machines. Proceedings of the Twenty-Third International Symposium on Fault-Tolerant Computing, Toulouse, France.
27. Sentovich, M.E. (1992). SIS: A system for sequential circuit synthesis. Memorandom no. UCB/ERL M92/41, University of California. Available online: https://courses.e-ce.uth.gr/ECE431/papers/SIS_paper.pdf.
28. Description styles of fault-tolerant finite state machines for unmanned aerial vehicles10.32620/reks.2024.1.15 ↗
29. Design and synthesis of self-checking VLSI circuits10.1109/43.229762 ↗
30. A comparison of fault-tolerant state machine architectures for space-borne electronics10.1109/24.488925 ↗
31. Immunotronics-novel finite-state-machine architectures with built-in self-test using self-nonself differentiation10.1109/TEVC.2002.1011538 ↗
32. A finite state machine based fault tolerance technique for sequential circuits10.1016/j.microrel.2013.10.022 ↗
33. Salauyou, V. (2024, January 1–5). Styles for describing reliable finite state machines in Verilog HDL. Proceedings of the International Conference on Dependability of Computer Systems, Wroclaw, Poland.10.1007/978-3-031-61857-4_24 ↗
34. Salauyou, V. (2025, January 1–3). Technique for constructing structural models of fault-tolerant Moore finite state machines. Proceedings of the International Conference on Dependability and Complex Systems, Wroclaw, Poland.10.1007/978-3-031-92734-8_20 ↗
35. Yang, S. (1991). Logic Synthesis and Optimization Benchmarks User Guide; Version 3.0, Microelectronics Center of North Carolina (MCNC). Available online: https://ddd.fit.cvut.cz/www/prj/Benchmarks/LGSynth91.pdf.
36. Cummings, C.E., and Chambers, H. (2019, January 1). Finite State Machine (FSM) Design & Synthesis Using SystemVerilog–Part I. Proceedings of the Synopsys Users Group (SNUG), San Jose, CA, USA. Available online: https://paradigm-works.com/hubfs/49408364/technical-library/Sunburst/CummingsSNUG2019SV_FSM1_rev1_0.pdf.
37. Salauyou, V. (2024). Area and Performance Estimates of Finite State Machines in Reconfigurable Systems. Appl. Sci., 14.10.3390/app142411833 ↗