Leveraging Static and Dynamic Wear Leveling to Prolong the Lifespan of Solid-State Drives
Source abstract
Abstract
In order to extend the lifespan of SSDs, it is essential to achieve wear leveling that evenly distributes the accumulated erase counts of NAND blocks, thereby delaying the occurrence of bad blocks as much as possible. This paper proposes the Greedy-MP policy, integrating static and dynamic wear leveling. When a specific block exhibits excessive erasures surpassing a defined threshold, Greedy-MP initiates the migration of cold data, expected to undergo infrequent modifications, to that block. Additionally, migrated blocks are excluded as candidates for garbage collection until their erase counts reach a similar level to others, preventing premature transition into bad blocks. Performance evaluations demonstrate that Greedy-MP achieves the longest lifespan across all test scenarios. Compared to policies solely utilizing static wear leveling like PWL, it extends the lifespan by up to 1.72 times. Moreover, when integrated with dynamic wear leveling policies such as CB alongside static wear leveling like PWL, it extends the lifespan by up to 1.99 times. Importantly, these extensions are achieved without sacrificing performance. By preserving garbage collection efficiency, Greedy-MP delivers the shortest average response time for I/O requests.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advanced Data Storage Technologies · Caching and Content Delivery · Parallel Computing and Optimization Techniques
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Department of Electronic Engineering, Seoul National University of Science and Technology, 232 Gongneung-ro, Nowon-gu, Seoul 01811, Republic of Korea
Funding
SeoulTech (Seoul National University of Science and Technology)
References (30)
Show source-provided references
1. Narayanan, D., Thereska, E., and Donnelly, A. (April, January 31). Migrating server storage to SSDs: Analysis of tradeoffs. Proceedings of the Eurosys, Nuremberg, Germany.
2. Pan, Y., Dong, G.Q., Wu, Q., and Zhang, T. (2012, January 25–29). Quasi-Nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. Proceedings of the IEEE HPCA, New Orleans, LA, USA.10.1109/HPCA.2012.6168954 ↗
3. Liu, R., and Yang, C. (2012, January 14–17). Optimizing NAND flash-based SSDs via retention relaxation. Proceedings of the USENIX FAST, San Jose, CA, USA.
4. Applying fast shallow write to short-lived data in solid-state drives
5. Shin, J.Y., Xia, Z.L., Xu, N.Y., Gao, R., Cai, X.F., Maeng, S., and Hsu, F.H. (2012, January 8–12). FTL design exploration in reconfigurable high-performance SSD for server applications. Proceedings of the 23rd International Conference on Supercomputing (ICS ’09). Association for Computing Machinery, New York, NY, USA.
6. Agrawal, N., Prabhakaran, V., Wobber, T., Davis, J.D., Manasse, M.S., and Panigrahy, R. (2008, January 14–19). Design tradeoffs for SSD performance. Proceedings of the USENIX ATC, Berkeley, CA, USA.
7. Ruan, X.J., Alghamdi, M.I., Jiang, X.F., Zong, Z.L., Tian, Y., and Qin, X. (2012, January 1–3). Improving write performance by enhancing internal parallelism of solid state drives. Proceedings of the IEEE IPCCC, Austin, TX, USA.10.1109/PCCC.2012.6407767 ↗
8. Exploiting internal parallelism of flash-based SSDs10.1109/L-CA.2010.3 ↗
9. Enhancing internal parallelism of solid-state drives while balancing write loads across dies10.1049/el.2015.1840 ↗
10. Chen, F., Lee, R., and Zhang, X.D. (2011, January 12–16). Essential roles of exploiting internal parallelism of flash memory based solid state srives in high-speed data processing. Proceedings of the 2011 IEEE 17th HPCA, San Antonio, TX, USA.10.1109/HPCA.2011.5749735 ↗
11. Hu, Y., Jiang, H., Feng, D., Tian, L., Luo, H., and Zhang, S. (June, January 31). Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. Proceedings of the ACM ICS, Tucson, AZ, USA.
12. Improving internal parallelism of solid state drives with selective multi-plane operation10.1049/el.2017.3912 ↗
13. Jiao, Z., Bhimani, J., and Kim, B. (2022, January 27–28). Wear leveling in SSDs considered harmful. Proceedings of the ACM HotStorage, Virtual.10.1145/3538643.3539750 ↗
14. Chiang, M., Lee, P., and Chang, R. (1997, January 2–4). Managing flash memory in personal communication devices. Proceedings of the ICSE, Singapore.
15. Kawaguchi, A., Nishioka, S., and Motoda, H. (1995, January 16–20). A flash-memory based file system. Proceedings of the USENIX ATC, New Orleans, LA, USA.
16. Write order-based garbage collection scheme for an LBA scrambler integrated SSD10.1109/TVLSI.2016.2594200 ↗
17. Chen, Z., and Zhao, Y. (2020, January 8–11). DA-GC: A Dynamic Adjustment Garbage Collection Method Considering Wear-leveling for SSD. Proceedings of the GLSVLSI, Virtual, China.10.1145/3386263.3406943 ↗
18. Improving flash wear-leveling by proactively moving static data10.1109/TC.2009.134 ↗
19. Murugan, M., and Du, D. (2011, January 23–27). Rejuvenator: A static wear leveling algorithm for NAND flash memory with minimized overhead. Proceedings of the IEEE MSST, Denver, CO, USA.10.1109/MSST.2011.5937225 ↗
20. Chen, F., Yang, M., Chang, Y., and Kuo, T. (2015, January 9–13). PWL: A progressive wear leveling to minimize data migration overheads for NAND flash devices. Proceedings of the DATE, Grenoble, France.10.7873/DATE.2015.0702 ↗
21. Implementing greedy replacement scheme using multiple List for page mapping scheme
22. Ban, A. (1995). Flash File System. United States. (US5404485A).
23. Ban, A. (1999). Flash File System Optimized for Page-Mode Flash Technologies. United States. (US5937425A).
24. A space-efficient flash translation layer for compactflash systems
25. A log buffer-based flash translation layer using fully-associative sector translation10.1145/1275986.1275990 ↗
26. Active log pool for fully associative sector translation10.1587/elex.10.20130942 ↗
27. Hong, D., Kim, M., Cho, G., Lee, D., and Kim, J. (2022, January 22–24). GuardedErase: Extending SSD lifetimes by protecting weak wordlines. Proceedings of the USENIX FAST, Santa Clara, CA, USA.
28. Kang, D., Jeong, W., Kim, C., Kim, D.H., Cho, Y.S., Kang, K.T., Ryu, J., Kang, K.M., Lee, S., and Kim, W. (February, January 31). 256Gb 3b/Cell V-NAND flash memory with 48 stacked wl layers. Proceedings of the IEEE ISSCC, San Francisco, CA, USA.
29. Yamashita, R., Magia, S., Higuchi, T., Yoneya, K., Yamamura, T., Mizukoshi, H., Zaitsu, S., Yamashita, M., Toyama, S., and Kamae, N. (2017, January 5–9). 11.1 A 512Gb 3b/cell flash memory on 64-word-line-layer BiCS technology. Proceedings of the IEEE ISSCC, San Francisco, CA, USA.10.1109/ISSCC.2017.7870328 ↗
30. Write off-loading: Practical power management for enterprise storage10.1145/1416944.1416949 ↗