Rapid and Accurate PPA Prediction for the Template-Based Processor Design Methods
Source abstract
Abstract
The template-based chip design method aims to build rapidly. However, it still need synthesis and simulation flows to get the performance, power, and area (PPA) reports and find the proper parameters set in the design space exploration, which takes a long time. Therefore, a rapid and accurate PPA prediction method is proposed. At first, the PPA Prediction Model based on Multivariate Linear regression (ML-PM) is proposed to fit the multiple parameters’ influence on the PPA via the single parameter affection. Moreover, a Multivariate NonLinear regression Prediction Model (MNL-PM) based on Amdahl’s law is introduced to improve the accuracy of the PPA estimation. The empirical evaluation of the method shows that the PPA prediction for the template-based chip design methods can reach 98.60%, 99.19%, and 98.53% accuracy on performance, power, and, area separately, when compared with the PPA generated via the synthesis and simulation flows.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: VLSI and FPGA Design Techniques · VLSI and Analog Circuit Testing · Low-power high-performance VLSI design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
College of Computer Science and Technology, National University of Defense Technology, Changsha 410073, China
Funding
Independent and open subject fund · National Nature Science Foundation of China (NSFC) · National Key Research and Development Program of China
References (19)
Show source-provided references
1. Design of ion-implanted mosfet’s with very small physical dimensions10.1109/JSSC.1974.1050511 ↗
2. Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, april 19, 1965, pp.114 ff10.1109/N-SSC.2006.4785860 ↗
3. A new golden age for computer architecture10.1145/3282307 ↗
4. Artificial intelligence in Internet of things10.1049/trit.2018.1008 ↗
5. Agile Design of Processor Chips: Issues and Challenges
6. Bachrach, J., Vo, H., Richards, B., Lee, Y., Waterman, A., Avižienis, R., Wawrzynek, J., and Asanović, K. (2012, January 3–7). Chisel: Constructing hardware in a scala embedded language. Proceedings of the 49th Annual Design Automation Conference, San Francisco, CA, USA.10.1145/2228360.2228584 ↗
7. Kooijman, M. (2022, August 17). Haskell as a Higher Order Structural Hardware Description Language. Available online: http://essay.utwente.nl/59381/.
8. Clow, J., Tzimpragos, G., Dangwal, D., Guo, S., McMahan, J., and Sherwood, T. (2017, January 4–8). A pythonic approach for rapid hardware prototyping and instrumentation. Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium.10.23919/FPL.2017.8056860 ↗
9. FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template10.1145/2024723.2000067 ↗
10. Asanović, K., Avizienis, R., Bachrach, J., Beamer, S., Biancolin, D., Celio, C., Cook, H., Dabbelt, D., Hauser, J., and Izraelevitz, A. (2016). The Rocket Chip Generator, EECS Department, University of California. Tech. Rep. UCB/EECS-2016-17.
11. Zhang, S., Wright, A., Bourgeat, T. (2018, January 20–24). Composable building blocks to open up processor design. In Proceedings of the 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Fukuoka, Japan.10.1109/MICRO.2018.00015 ↗
12. MyHDL: A python-based hardware description language
13. Lockhart, D., Zibrat, G., and Batten, C. (2014, January 13–17). PyMTL: A unified framework for vertically integrated computer architecture research. Proceedings of the 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, Cambridge, UK.10.1109/MICRO.2014.50 ↗
14. An agile approach to building R3SC-V microprocessors10.1109/MM.2016.11 ↗
15. Mahapatra, A., and Schafer, B.C. (June, January 31). Machine-learning based simulated annealer method for high level synthesis design space exploration. Proceedings of the 2014 Electronic System Level Synthesis Conference (ESLsyn), San Francisco, CA, USA.10.1109/ESLsyn.2014.6850383 ↗
16. Lin, Z., Zhao, J., Sinha, S., and Zhang, W. (2020, January 13–16). HL-Pow: A learning-based power modeling framework for high-level synthesis. Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), Beijing, China.10.1109/ASP-DAC47756.2020.9045442 ↗
17. Davis, W.R., Franzon, P.D., Francisco, L., Huggins, B., and Jain, R. (2021, January 1–4). Fast and Accurate PPA Modeling with Transfer Learning. Proceedings of the 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), Munich, Germany.10.1109/ICCAD51958.2021.9643533 ↗
18. Chen, T., and Guestrin, C. (2016, January 13–17). XGBoost: A scalable tree boosting system. Proceedings of the ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, San Francisco, CA, USA.10.1145/2939672.2939785 ↗
19. Reevaluating Amdahl’s law10.1145/42411.42415 ↗