A High Resolution Vernier Digital-to-Time Converter Implemented with 65 nm FPGA
Source abstract
Abstract
In this paper, a digital-to-time converter (DTC) based on the three delay lines (3D) Vernier principle is proposed and implemented with field programmable gate arrays (FPGAs). Based on the 3D Vernier principle, the DTC is realized by three period approximate phase locked loops (PLLs). The theoretical fine resolution of the proposed DTC is improved by calculating the period difference two times. The achieved resolution of the proposed DTC is 203 fs realized with an Altera Stratix III FPGA chip, which is about tenfold higher than traditional FPGA-DTC implemented with the same series FPGAs. The worst absolute differential nonlinearity (DNL) and integral nonlinearity (INL) are verified smaller than 0.88 least significant bit (LSB) and 4.4 LSB, respectively. By optimized computation logic, there are only 448 adaptive look-up-tables (ALUTs), 237 registers and three phase locked loops (PLLs) utilized for circuit implementation. Experimental results prove that the proposed DTC features high resolution with low cost.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advancements in PLL and VCO Technologies · Analog and Mixed-Signal Circuit Design · Photonic and Optical Devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
National ASIC system engineering research center, Southeast University, Nanjing 210096, China
Funding
National Natural Science Foundation of China
References (19)
Show source-provided references
1. Adabi, E., and Niknejad, A.M. (2008, January 15–17). Broadband variable passive delay elements based on an inductance multiplication technique. Proceedings of the 2008 IEEE Radio Frequency Integrated Circuits Symposium, Atlanta, GA, USA.10.1109/RFIC.2008.4561473 ↗
2. Multiple channel programmable timing generators with single cyclic delay line10.1109/TIM.2004.830592 ↗
3. Nagaraj, G., Miller, S., Stengel, B., Cafaro, G., Gradishar, T., Olson, S., and Hekmann, R. (2007, January 3–8). A self-calibrating sub-picosecond resolution digital-totime converter. Proceedings of the 2007 IEEE/MTT-S International Microwave Symposium, Honolulu, HI, USA.10.1109/MWSYM.2007.380397 ↗
4. A sensitive method to measure the integral nonlinearity of a digital-to-time converter based on phase modulation
5. Low power, high resolution CMOS variable-delay element10.1016/j.aeue.2011.10.006 ↗
6. Time interval generator with 8 ps resolution and wide range for large TDC array characterization10.1007/s10470-015-0641-9 ↗
7. Design of time interval generator based on hybrid counting method10.1016/j.nima.2016.06.063 ↗
8. Digital-to-Time Converter with 3.93 ps Resolution Implemented on FPGA Chips10.1109/ACCESS.2017.2700055 ↗
9. A 3-ns range, 8-ps resolution, timing generator LSI utilizing Si bipolar gate array10.1109/4.78252 ↗
10. Arkin, B. (2004, January 15–19). Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers. Proceedings of the 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), San Francisco, CA, USA.
11. FPGA vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range10.1109/TCSI.2009.2028748 ↗
12. Low-jitter wide-range integrated time interval/delay generator based on combination of period counting and capacitor charging10.1063/1.4908199 ↗
13. The use of stabilized CMOS delay line for the digitization of short time intervals10.1109/4.231325 ↗
14. (2008, June 30). Quartus II Version 8.0 Handbook, Volume 2. Design Implementation and Optimization: Section II. Available online: www.altera.com.
15. (2008, June 30). Quartus II Version 8.0 Handbook, Volume 3. Verification: Section II. Available online: www.altera.com.
16. (2012, October 30). Clock Networks and PLLs in Cyclone IV Devices Altera Corp. Available online: www.altera.com.
17. (2009, July 31). Clock Networks and PLLs in Stratix III Devices. Altera Corp. Available online: www.altera.com.
18. Lai, C.M., Wu, J.M., Huang, P.C., and Chu, T.S. (2013, January 17–21). A scalable direct sampling broadband radar receiver supporting simultaneous digital multi beam array in 65 nm CMOS. Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA.
19. Wang, H., Zhang, M., and Liu, Y. (2017). High-resolution digital-to-time converter implemented in an FPGA chip. Appl. Sci., 7.10.3390/app7010052 ↗