Reconfigurable Logic Controller—Direct FPGA Synthesis Approach
Source abstract
Abstract
Programmable logic controllers are commonly used in automation systems. Continuously growing demands result in the growth of control program complexity. The classic approach, based on programmatic serial-cyclic execution, results in an unacceptable extension of response time. To overcome long response time massive parallel program execution is proposed. It utilize direct in hardware program implementation in field programmable devices. The paper brings a formal method of representing control programs using flow graphs and enabling single cycle computations. The developed method accepts ladder diagrams (LD) and sequential function charts (SFC), according to IEC61131-3 standard requirements. It is capable of handling logic and arithmetic computations, enabling its hardware mapping. The intermediate form is optimized using flow graph representation and BDDs for analyzing logic dependencies. The BDD representation of logic dependencies enables direct mapping to lookup tables of a selected FPGA family. All the above steps deliver high-performance and direct hardware implementation of the control program given by standard languages. The controller response time is short, predictable, and independent from logic conditions during program execution.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Embedded Systems Design Techniques · Formal Methods in Verification · Flexible and Reconfigurable Manufacturing Systems
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Division of Digital Systems, Silesian University of Technology, 44-100 Gliwice, Poland
References (43)
Show source-provided references
1. John, K.H., and Tiegelkamp, M. (2010). IEC 61131-3: Programming Industrial Automation Systems: Concepts and Programming Languages, Requirements for Programming Systems, Decision-Making Aids, Springer.10.1007/978-3-642-12015-2 ↗
2. On Reducing PLC Response Time
3. Concurrent operation of processors in the bit-byte CPU of a PLC
4. Rudnicki, T. (2020). Measurement of the PMSM Current with a Current Transducer with DSP and FPGA. Energies, 13.10.3390/en13010209 ↗
5. Edwards, S.A., Sungjun, K., Lee, E.A., Liu, I., Patel, H.D., and Schoeberl, M. (2009, January 4–7). A disruptive computer design idea: Architectures with repeatable timing. Proceedings of the IEEE International Conference on Computer Design (ICCD), Lake Tahoe, CA, USA.10.1109/ICCD.2009.5413177 ↗
6. Becker, M., Sandström, K., Behnam, M., and Nolte, T. (2015, January 9–12). A many-core based execution framework for IEC 61131-3 Industrial Electronics Society. Proceedings of the IECON 2015 41st Annual Conference of the IEEE, Yokohama, Japan.10.1109/IECON.2015.7392805 ↗
7. Chmiel, M., Mocha, J., and Lech, A. (2018, January 10–12). Implementation of a Two-Processor CPU for a Programmable Logic Controller Designed on FPGA Chip. Proceedings of the 2018 International Conference on Signals and Electronic Systems (ICSES), Kraków, Poland.10.1109/ICSES.2018.8507283 ↗
8. FPGA Implementations of Ladder Diagrams10.5539/mas.v7n3p64 ↗
9. Metoda sprzętowej realizacji programu LD z wykorzystaniem układów FPGA
10. Corti, G., Brunner, D., Mizuno, N., and Jamieson, P. (2017, January 17–20). Transforming Ladder Logic to Verilog for FPGA Realization of Programmable Logic Controllers. Proceedings of the International Conference on Embedded Systems, Cyber-Physical Systems, & Applications, ESCS’17, Las Vegas, NV, USA.
11. CENELEC (2013). EN 61131-3, Programmable Controller—Part 3: Programming Languages, CENELEC.
12. A study on the generation of silicon-based hardware PLC by means of the direct conversion of the ladder diagram to circuit design language10.1007/s00170-009-2405-0 ↗
13. Study on LD-VHDL conversion for FPGA-based PLC Implementation10.1007/s00170-008-1426-4 ↗
14. An FPGA Implementation of Hard-Wired Sequence Control System Based on PLC Software10.1002/tee.20670 ↗
15. Ichikawa, S., Akinaka, M., Ikeda, R., and Yamamoto, H. (2006, January 9–13). Converting PLC instruction sequence into logic circuit: A preliminary study. Proceedings of the IEEE International Symposium on Industrial Electronics, Montréal, QC, Canada.10.1109/ISIE.2006.296082 ↗
16. Design Recovery for Relay Ladder Logic10.1109/37.206990 ↗
17. Economakos, C., and Economakos, G. (July, January 30). FPGA Implementation of PLC Programs Using Automated High-Level Synthesis Tools. Proceedings of the IEEE International Symposium on Industrial Electronics, Cambridge, UK.
18. Economakos, C., and Economakos, G. (2009, January 24–26). An Architectural Exploration Framework for Efficient FPGA Implementation of PLC Programs. Proceedings of the 17th Mediterranean Conference on Control & Automation, Thessaloniki, Greece.10.1109/MED.2009.5164705 ↗
19. Fujieda, N., Ichikawa, S., Ishigaki, Y., and Tanaka, T. (2017, January 19–21). Evaluation of the hardwired sequence control system generated by high-level synthesis. Proceedings of the IEEE 26th International Symposium on Industrial Electronics ISIE, Edinburgh, UK.10.1109/ISIE.2017.8001426 ↗
20. Economakos, C., Kiokes, G., and Economakos, G. (2015, January 6–8). Using advanced FPGA SoC technologies for the design of industrial control applications. Proceedings of the Information, Intelligence, Systems and Applications (IISA), 2015 6th International Conference, Corfu, Greece.10.1109/IISA.2015.7388129 ↗
21. Kobylecki, M., and Kania, D. (2017, January 21–25). FPGA implementation of bit controller in double-tick architecture. Proceedings of the 13th International Conference of Computational Methods in Science and Engineering, ICCMSE 2017, Thessaloniki, Greece.10.1063/1.5012400 ↗
22. Gajski, D., Dutt, N., Wu, A., and Lin, S. (1994). High-Level Synthesis Introduction to Chip and System Design, Kluwer Academic Publishers.
23. Grafcet: A powerful tool for specification of logic controllers10.1109/87.406973 ↗
24. Wiśniewski, R. (2017). Prototyping of Concurrent Control Systems Implemented in FPGA Devices, Springer.10.1007/978-3-319-45811-3 ↗
25. Analysis of Safeness, Liveness and Persistence Properties of Petri Nets by Means of Monotone Logic Functions10.3182/20060926-3-PL-4904.00023 ↗
26. Relating static and dynamic machine code measurements10.1109/12.135557 ↗
27. Hachtel, G.D., and Somenzi, F. (2006). Logic Synthesis and Verification Algorithms, Springer.
28. Xilinx (2016). UG414 7 Series FPGAs Configurable Logic Block—User Guide, Xilinx Inc.
29. Graph Based Algorithms for Boolean Function Manipulation10.1109/TC.1986.1676819 ↗
30. Ashenhurst, R.L. (1957, January 2–5). The Decomposition od switching functions. Proceedings of the International Symposium on the Theory of Switching, Cambridge, MA, USA.
31. Curtis, H.A. (1962). The Design of Switching Circuits, D.van Nostrand Company, Inc.
32. Scholl, C. (2001). Functional Decomposition with Application to FPGA Synthesis, Kluwer Academic Publisher.10.1007/978-1-4757-3393-8 ↗
33. Minato, S. (1996). Binary Decision Diagrams and Applications for VLSI CAD, Kluwer Academic Publishers.10.1007/978-1-4613-1303-8 ↗
34. SMTBDD: New form of BDD for logic synthesis10.1515/eletel-2016-0004 ↗
35. Technology mapping oriented to adaptive logic modules
36. Decomposition of multi-output functions oriented to configurability of logic blocks
37. Logic synthesis for FPGAs based on cutting of BDD10.1016/j.micpro.2017.06.010 ↗
38. Area-oriented technology mapping for LUT-based logic blocks10.1515/amcs-2017-0015 ↗
39. Strategy of logic synthesis using MTBDD dedicated to FPGA10.1016/j.vlsi.2018.02.009 ↗
40. Methods of improving time efficiency of decomposition dedicated at FPGA structures and using BDD in the process of cyber-physical synthesis10.1109/ACCESS.2019.2898230 ↗
41. Coussy, P., and Morawiec, A. (2008). Operation Scheduling: Algorithms and Applications. High-Level Synthesis. From Algorithm to Digital Circuit, Springer Science + Business Media.10.1007/978-1-4020-8588-8 ↗
42. Xilinx (2013). UG687, XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices, Xilinx Inc.
43. Siemens (2011). SIMATIC S7-300 Instruction List S7-300 CPUs and ET 200 CPUs, Siemens AG.