A 250 °C Low-Power, Low-Temperature-Drift Offset Chopper-Stabilized Operational Amplifier with an SC Notch Filter for High-Temperature Applications
Source abstract
Abstract
This paper proposes a three-stage op amp based on the SOI (silicon-on-insulator) process, which achieves a low offset voltage and temperature coefficient across a wide temperature range from −40 °C to 250 °C. It can be used in aerospace, oil and gas exploration, automotive electronics, nuclear industry, and in other fields where the ability of electronic devices to withstand high-temperature environments is strongly required. By utilizing a SC (Switched Capacitor) notch filter, the op amp achieves low input offset in a power-efficient manner. The circuit features a multi-path nested Miller compensation structure, consisting of a low-speed channel and a high-speed channel, which switch according to the input signal frequency. The input-stage operational amplifier is a fully differential, rail-to-rail design, utilizing tail current control to reduce the impact of common-mode voltage on the transconductance of the input stage. The two-stage operational amplifier uses both cascode and Miller compensation, minimizing the influence of the feedforward signal path and improving the amplifier’s response speed. The prototype op amp is fabricated in a 0.15 µm SOI process and draws 0.3 mA from a 5 V supply. The circuit occupies a chip area of 0.76 mm2. The measured open-loop gain exceeds 140 dB, with a 3 dB bandwidth greater than 100 kHz. The amplifier demonstrates stable performance across a wide temperature range from −40 °C to 250 °C, and exhibits an excellent input offset of approximately 20 µV at room temperature and an offset voltage temperature coefficient of 0.7 μV/°C in the full temperature range.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Advancements in Semiconductor Devices and Circuit Design · Silicon Carbide Semiconductor Technologies · Semiconductor materials and devices
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
Institute of Microelectronics of the Chinese Academy of Sciences, Chaoyang, Beijing 100029, China
University of Chinese Academy of Sciences, Shijingshan, Beijing 100049, China
Funding
National Key Research and Development Program of China
References (44)
Show source-provided references
1. A Time-Domain Band-Gap Temperature Sensor in SOI CMOS for High-Temperature Applications
2. Pour, F.L., and Ha, D. (2020, January 9–12). A Temperature Compensated 5 GHz GaN on SiC Power Amplifier. Proceedings of the 2020 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA.10.1109/MWSCAS48704.2020.9184518 ↗
3. Model and Design of High-Temperature Ultrasonic Sensors for Detecting Position and Temperature Based on Iron-Based Magnetostrictive Wires10.1109/JSEN.2021.3119895 ↗
4. A Highly Linear Temperature Sensor Using GaN-on-SiC Heterojunction Diode for High Power Applications10.1109/LED.2017.2714865 ↗
5. Investigation and Comparison of Temperature-Sensitive Electrical Parameters of SiC mosfet at Extremely High Temperatures10.1109/TPEL.2023.3267472 ↗
6. High Temperature Simulation of 4H-SiC Bipolar Circuits10.1109/JEDS.2015.2407380 ↗
7. Cunningham, M.L., Ha, D.S., and Koh, K.J. (2016, January 22–25). A high temperature wideband low noise amplifier for downhole applications. Proceedings of the 2016 IEEE International Symposium on Circuits and Systems (ISCAS), Montreal, QC, Canada.10.1109/ISCAS.2016.7527396 ↗
8. A Low-Noise Low-Power Chopper Instrumentation Amplifier With Robust Technique for Mitigating Chopping Ripples10.1109/JSSC.2022.3151106 ↗
9. Ripple Suppression in Capacitive-Gain Chopper Instrumentation Amplifier Using Amplifier Slicing10.1109/TCSI.2021.3100752 ↗
10. Chopper-Stabilized Low-Noise Multipath Operational Amplifier With Dual Ripple Rejection Loops
11. Zheng, H., Ding, Y., and Liu, X. (2024, January 19–22). A 0.04 mm2/Channel Neural Amplifier with An Input-Referred Noise of 4.6 µVrms and Power Consumption of 3 µW. Proceedings of the 2024 IEEE International Symposium on Circuits and Systems (ISCAS), Singapore.10.1109/ISCAS58744.2024.10558392 ↗
12. High Temperature Performance of Enhanced Endurance Hydrogen Terminated Transparent Polycrystalline Diamond FET10.1109/LED.2022.3175473 ↗
13. Shaddock, D., and Yin, L. (2015, January 24–27). High temperature electronics packaging: An overview of substrates for high temperature. Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.10.1109/ISCAS.2015.7168846 ↗
14. Design Criteria of High-Temperature Integrated Circuits Using Standard SOI CMOS Process up to 300 °C10.1109/ACCESS.2024.3387714 ↗
15. High-temperature electrical characteristics of GaAs MESFETs (25–400 degrees C)10.1109/16.141218 ↗
16. High-temperature latchup characteristics in VLSI CMOS circuits10.1109/16.8826 ↗
17. On the Zero Temperature Coefficient in Cryogenic FD-SOI MOSFETs10.1109/TED.2022.3215097 ↗
18. Minimizing Excess Timing Guard Banding Under Transistor Self-Heating Through Biasing at Zero-Temperature Coefficient10.1109/ACCESS.2021.3057900 ↗
19. Compact Zero-Temperature Coefficient Modeling Approach for MOSFETs Based on Unified Regional Modeling of Surface Potential10.1109/TED.2013.2262713 ↗
20. A Temperature Stable Amplifier Characteristics of AlGaN/GaN HEMTs on 3C-SiC/Si10.1109/ACCESS.2021.3072060 ↗
21. High-Temperature Annealing of High Purity Semi-Insulating 4H-SiC and Its Effect on the Performance of a Photoconductive Semiconductor Switch10.1109/LED.2023.3277846 ↗
22. Comparative Study on High-Temperature Electrical Properties of 1.2 kV SiC MOSFET and JBS-Integrated MOSFET10.1109/TPEL.2023.3338487 ↗
23. Hedayati, R., Lanni, L., Rusu, A., and Zetterling, C.M. (2016, January 12–15). Wide temperature range integrated amplifier in bipolar 4H-SiC technology. Proceedings of the 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, Switzerland.10.1109/ESSDERC.2016.7599620 ↗
24. Silicon Carbide Fully Differential Amplifier Characterized Up to 500 °C10.1109/TED.2016.2549062 ↗
25. A Monolithic, 500 °C Operational Amplifier in 4H-SiC Bipolar Technology10.1109/LED.2014.2322335 ↗
26. Balashov, E.V., Ivanov, N.V., and Korotkov, A.S. (2020, January 4–7). SOI Instrumentation Amplifier for High-Temperature Applications. Proceedings of the 2020 IEEE East-West Design & Test Symposium (EWDTS), Varna, Bulgaria.10.1109/EWDTS50664.2020.9224893 ↗
27. Comparison of Total Ionizing Dose Effects in SOI FinFETs Between Room and High Temperature10.1109/TNS.2021.3129784 ↗
28. An Investigation of High-Temperature (to 300 °C) Safe-Operating-Area in a High-Voltage Complementary SiGe on SOI Technology10.1109/TED.2017.2730852 ↗
29. Impact of High Temperature Up to 175 °C on the DC and RF Performances of 22-nm FD-SOI MOSFETs10.1109/TED.2023.3303150 ↗
30. Study on Impact of Parasitic Capacitance on Performance of Graded Channel Negative Capacitance SOI FET at High Temperature10.1109/TED.2019.2917775 ↗
31. Impact of Using the Octagonal Layout for SOI MOSFETs in a High-Temperature Environment10.1109/TDMR.2015.2474739 ↗
32. Analog Devices (2015, September 15). High Temperature, Low Power Operational Amplifier. AD9634 Datasheet. Available online: https://www.analog.com/media/en/technical-documentation/data-sheets/AD9634.pdf.
33. Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C–300 %C)10.1109/TVLSI.2017.2686600 ↗
34. A 225 μm Probe Single-Point Calibration Digital Temperature Sensor Using Body-Bias Adjustment in 28 nm FD-SOI CMOS10.1109/LSSC.2018.2797427 ↗
35. A high temperature silicon carbide mosfet power module with integrated silicon-on-insulator-based gate drive10.1109/TPEL.2014.2321174 ↗
36. A Current-Adjusting Auto-Zeroing Technique for DC-Offset and Flicker-Noise Cancellation10.1109/TVLSI.2023.3311794 ↗
37. An Improved MOS Self-Biased Ring Amplifier and Modified Auto-Zeroing Scheme10.1109/TVLSI.2023.3242821 ↗
38. Fang, L., and Gui, P. (2019, January 14–17). A 14nV/√Hz 14μW Chopper Instrumentation Amplifier with Dynamic Offset Zeroing (DOZ) Technique for Ripple Reduction. Proceedings of the 2019 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA.10.1109/CICC.2019.8780239 ↗
39. A 1.8–GΩ Input-Impedance 0.15–μV Input-Referred–Ripple Chopper Amplifier With Local Positive Feedback and SAR-Assisted Ripple Reduction10.1109/JSSC.2022.3225950 ↗
40. Analysis of multistage amplifier-frequency compensation10.1109/81.948432 ↗
41. Huijsing, J. (2017). Operational Amplifiers Theory and Design, Springer.10.1007/978-3-319-28127-8 ↗
42. Chopper-stabilized amplifiers with a track-and-hold signal demodulator10.1109/81.754850 ↗
43. A versatile building block: The CMOS differential difference amplifier10.1109/JSSC.1987.1052715 ↗
44. Yavari, M., Shoaei, O., and Svelto, F. (2005, January 23–26). Hybrid cascode compensation for two-stage CMOS operational amplifiers. Proceedings of the 2005 IEEE International Symposium on Circuits and Systems, Kobe, Japan.