Efficient Design of Reversible Adder and Multiplier Using Peres Gates
Source abstract
Abstract
This paper details the approach to the efficient design and optimization of a reversible adder and multiplier utilizing Peres gates, which is a three-input, three-output gate. Peres gates are recognized for their universality and energy-efficient properties and present an intriguing option for constructing reversible circuits. Reversible logic is characterized by its ability to uniquely determine input states from output states. The design methodology involves a cascading arrangement of Peres gates, each performing a reversible XOR operation on corresponding bits of the input numbers and the carry-out from the preceding stage. This paper presents a detailed schematic representation, simulation results, and analysis of the proposed designs of different adders and multipliers, showcasing their potential for reversible applications. The integration of Peres gates in the adder and multiplier design signifies a step forward in the exploration of reversible logic circuits and their applications in contemporary computing paradigms. The overall hardware reduction is the main achievement of this research in terms of quantum cost.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Quantum-Dot Cellular Automata · Quantum Computing Algorithms and Architecture · Low-power high-performance VLSI design
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
G. H. Raisoni College of Engineering and Management, Pune 412207, India
Sinhgad Institute of Technology and Science, Narhe, Pune 411041, India
References (32)
Show source-provided references
1. Irreversibility and heat generation in the computing process10.1147/rd.53.0183 ↗
2. Rajput, K., Chouhan, S., and Pattanaik, M. (2019, January 20–21). Low Power Boolean Logic Circuits using Reversible Logic Gates. Proceedings of the 2019 International Conference on Advances in Computing, Communication and Control (ICAC3), Mumbai, India.10.1109/ICAC347590.2019.9036799 ↗
3. Reversible Data Processing in AI: Leveraging Logic Gates for Improved Machine Learning Pipelines
4. Swathi, M., and Rudra, B. (2021, January 27–30). Implementation of Reversible Logic Gates with Quantum Gates. Proceedings of the 2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC), Las Vegas, NV, USA.10.1109/CCWC51732.2021.9376060 ↗
5. James, R.K., Shahana, T.K., Jacob, K.P., and Sasi, S. (November, January 30). Fault tolerant error coding and detection using reversible gates. Proceedings of the TENCON 2007—2007 IEEE Region 10 Conference, Taipei, Taiwan.10.1109/TENCON.2007.4428776 ↗
6. Sarker, A., Ahmed, T., Rashid, S.M., Anwar, S., Jaman, L., Tara, N., Alam, M.M., and Babu, H.M.H. (2011, January 24–26). Realization of Reversible Logic in DNA Computing. Proceedings of the 2011 IEEE 11th International Conference on Bioinformatics and Bioengineering, Taichung, Taiwan.10.1109/BIBE.2011.46 ↗
7. Hamel, J.S. (2009). A Thermodynamic Turing Machine: Artificial Molecular Computing Using Classical Reversible Logic Switching Networks. Computer Science, Computational Complexity, Cornell University. arXiv, Available online: https://arxiv.org/abs/0904.3273.
8. Synthesis of reversible logic for nanoelectronic circuits10.1002/cta.413 ↗
9. A Reversible-Logic Based Architecture For Artificial Neural Network
10. Performance Analysis of 16-Bit qALU using Reversible Logic Gates with QCA for Quantum Processors
11. Reversible-logic design with online testability10.1109/TIM.2006.870319 ↗
12. Gupta, Y., and Sasamal, T.N. (2015, January 15–17). Implementation of reversible logic gates using adiabatic logic. Proceedings of the 2015 IEEE Power, Communication and Information Technology Conference (PCITC), Bhubaneswar, India.10.1109/PCITC.2015.7438067 ↗
13. Singh, R., and Sharma, D.K. (2021). Reversible Logic Design Using QCA: Challenges and Future Aspects. Advances in Antenna, Signal Processing and Microelectronics Engineering, Apple Academic Press. Chapter 2.10.1201/9781003006190-2 ↗
14. Jana, B., Jana, A., Basak, S., Sing, J.K., and Sarkar, S.K. (2014, January 6–8). Design and performance analysis of reversible logic based ALU using hybrid single electron transistor. Proceedings of the 2014 Recent Advances in Engineering and Computational Sciences (RAECS), Chandigarh, India.10.1109/RAECS.2014.6799652 ↗
15. Kotiyal, S., Thapliyal, H., and Ranganathan, N. (2012, January 19–21). Mach-Zehnder Interferometer Based All Optical Reversible NOR Gates. Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, Amherst, MA, USA.10.1109/ISVLSI.2012.72 ↗
16. Design of all-optical reversible logic gates using photonic crystal waveguides for optical computing and photonic integrated circuits
17. Labrado, C., Thapliyal, H., and Demara, R.F. (2015, January 21–23). Design of Testable Adder Circuits for Spintronics Based Nanomagnetic Computing. Proceedings of the 2015 IEEE International Symposium on Nanoelectronic and Information Systems, Indore, India.10.1109/iNIS.2015.27 ↗
18. Neuromorphic-based Boolean and reversible logic circuits from organic electrochemical transistors10.1557/mrs.2020.202 ↗
19. Reversible logic and quantum computers10.1103/PhysRevA.32.3266 ↗
20. Dissipation in Computation10.1103/PhysRevLett.53.1204 ↗
21. Design of reversible sequential circuits optimizing quantum costs, delay, and garbage outputs10.1145/1877745.1877748 ↗
22. Design of logic gates using reversible gates with reduced quantum cost10.1016/j.gltp.2022.04.011 ↗
23. Kumawat, R., and Sasamal, T.N. (2016, January 20–21). Design of 1-bit and 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata. Proceedings of the 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India.10.1109/RTEICT.2016.7807891 ↗
24. Waje, M.G., and Dakhole, P.K. (2013, January 22–23). Design and implementation of 4-bit arithmetic logic unit using quantum dot cellular automata. Proceedings of the IEEE 2013 3rd IEEE International Advance Computing Conference (IACC), Ghaziabad, India.10.1109/IAdCC.2013.6514367 ↗
25. Kunalan, D., Cheong, C.L., Chau, C.F., and Ghazali, A.B. (2014, January 27–29). Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). Proceedings of the 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014), Kuala Lumpur, Malaysia.10.1109/SMELEC.2014.6920795 ↗
26. Novel Design of Reversible Multiplier
27. Optimized reversible multiplier Circuit10.1142/S0218126609005083 ↗
28. Low cost quantum realization of reversible multiplier circuit10.3923/itj.2009.208.213 ↗
29. Novel reversible multiplier circuit in nanotechnology
30. Thaplyal, H., and Srinivas, M.B. (2006). Novel reversible multiplier architecture using reversible TSG gate. IEEE Int. Conf. Comput. Syst. Appl., 100–103.10.1109/AICCSA.2006.205074 ↗
31. Thaplyal, H., Srinivas, M.B., and Arabnia, H.R. (2005, January 27–30). A reversible version of 4 × 4 bit array multiplier with minimum gates and garbage outputs. Proceedings of the International Conference on Embedded System and Applications (ESA’05), Las Vegas, NV, USA.
32. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology