FPGA Implementation of a Higher SFDR Upper DDFS Based on Non-Uniform Piecewise Linear Approximation
Source abstract
Abstract
We propose a direct digital frequency synthesizer (DDFS) by using an error-controlled piecewise linear (PWL) approximation method. For a given function and a preset max absolute error (MAE), this method iterates continuously from right to left within the input interval, dividing the entire interval into multiple segments. Within each segment, the least squares method is used to approximate the objective function, ensuring that each segment meets the error requirements. Based on this method, We first implemented a set of DDFS under different MAE to study the relationship between SFDR and MAE, and then evaluated its hardware overhead. In order to increase the frequency of the output signal, we implement a multi-core DDFS using time interleaving scheme. The experimental results show that our DDFS has significant advantages in SFDR, using fewer hardware resources to achieve high SFDR. Specifically, the SFDR of proposed DDFS can reach 114 dB using 399 LUTs, 66 flip flops and 3 DSPs. More importantly, we demonstrate through experiments that proposed DDFS breaks the SFDR theoretical upper bound of DDFS based on piecewise linear approximation methods.
Source: crossref · Quality: baseline
Research context
OpenAlex topics: Numerical Methods and Algorithms · Advancements in PLL and VCO Technologies · Digital Filter Design and Implementation
SciVX discovery tags are terminology-based. OpenAlex topics are source-provided classifications.
Affiliations
State Key Laboratory of High-Performance Computing, College of Computer Science and Technology, National University of Defense Technology, Changsha 410073, China
College of Advanced Interdisciplinary Studies, National University of Defense Technology, Changsha 410073, China
Funding
Opening Foundation of State Key Laboratory of High-Performance Computing, National University of Defense Technology
References (32)
Show source-provided references
1. A Digital Frequency Synthesizer10.1109/TAU.1971.1162151 ↗
2. Nicholas, H.T., and Samueli, H. (1987, January 27–29). An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation. Proceedings of the 41st Annual Frequency Control Symposium, Philadelphia, PA, USA.10.1109/FREQ.1987.201068 ↗
3. Torosyan, A., and Willson, A.N. (2001, January 19–21). Analysis of the Output Spectrum for Direct Digital Frequency Synthesizers in the Presence of Phase Truncation and Finite Arithmetic Precision. Proceedings of the ISPA 2001. Proceedings of the 2nd International Symposium on Image and Signal Processing and Analysis. In conjunction with 23rd International Conference on Information Technology Interfaces (IEEE Cat.), Pula, Croatia.10.1109/ISPA.2001.938673 ↗
4. Cheng, S., Jensen, J.R., Wallis, R.E., and Weaver, G.L. (2004, January 23–27). Further Enhancements to the Analysis of Spectral Purity in the Application of Practical Direct Digital Synthesis. Proceedings of the 2004 IEEE International Frequency Control Symposium and Exposition, Montreal, QC, Canada.
5. Spurious Signals in Direct Digital Frequency Synthesizers Due to the Phase Truncation10.1109/58.869062 ↗
6. A 2-GHz Two-Tone Direct Digital Frequency Synthesizer
7. The CORDIC Trigonometric Computing Technique10.1109/TEC.1959.5222693 ↗
8. Ma, S., Wang, X., Li, Y., Long, K., Zhu, B., and Lei, X. (November, January 29). A Low Complexity DDS Based On Optimized CORDIC Algorithm. Proceedings of the 2019 IEEE 13th International Conference on ASIC (ASICON), Chongqing, China.10.1109/ASICON47005.2019.8983676 ↗
9. Annafianto, N.F.R., Jabir, M.V., Burenkov, I.A., Ugurdag, H.F., Battou, A., and Polyakov, S.V. (2020, January 4–7). FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication. Proceedings of the 2020 IEEE East-West Design & Test Symposium (EWDTS), Varna, Bulgaria.10.1109/EWDTS50664.2020.9225029 ↗
10. A 100-MHz, 16-b, Direct Digital Frequency Synthesizer with a 100-DBc Spurious-Free Dynamic Range10.1109/4.777100 ↗
11. Digit-Pipelined Direct Digital Frequency Synthesis Based on Differential CORDIC10.1109/TCSI.2005.862183 ↗
12. Prasad, N., Swain, A.K., and Mahapatra, K.K. (2013, January 20–21). FPGA Implementation of Pipelined CORDIC Based Quadrature Direct Digital Synthesizer with Improved SFDR. Proceedings of the 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT), Nagercoil, India.10.1109/ICCPCT.2013.6529048 ↗
13. Scale-Free Hyperbolic CORDIC Processor and Its Application to Waveform Generation10.1109/TCSI.2012.2215778 ↗
14. Bergeron, M., and Willson, A.N. (2014, January 1–5). A 1-GHz Direct Digital Frequency Synthesizer in an FPGA. Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, VIC, Australia.10.1109/ISCAS.2014.6865132 ↗
15. Willson, A., Ojha, M., Agarwal, S., Lai, T., and Kuo, T. (2011, January 20–24). A Direct Digital Frequency Synthesizer with Minimized Tuning Latency of 12ns. Proceedings of the 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.10.1109/ISSCC.2011.5746254 ↗
16. A 2.5-GHz Direct Digital Frequency Synthesizer in 0.18 µm CMOS10.1007/s10470-014-0475-x ↗
17. Yang, Y., Wang, Z., Yang, P., Chang, M.-F., Ho, M.-S., Yang, H., and Liu, Y. (2018, January 27–30). A 2-GHz Direct Digital Frequency Synthesizer Based on LUT and Rotation. Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.10.1109/ISCAS.2018.8351207 ↗
18. A 2.2-GHz Configurable Direct Digital Frequency Synthesizer Based on LUT and Rotation10.1109/TCSI.2018.2872069 ↗
19. Freeman, R.A. (1989). Digital sine Conversion Circuit for Use in Direct Digital Synthesizers. (4 809 205), U.S. Patent.
20. Arbitrary Waveform DDFS Utilizing Chebyshev Polynomials Interpolation10.1109/TCSI.2004.832802 ↗
21. High-Performance Direct Digital Frequency Synthesizers Using Piecewise-Polynomial Approximation10.1109/TCSI.2004.841592 ↗
22. Novel Approach to the Design of Direct Digital Frequency Synthesizers Based on Linear Interpolation
23. Theoretical Upperbound of the Spurious-Free Dynamic Range in Direct Digital Frequency Synthesizers Realized by Polynomial Interpolation Methods10.1109/TCSI.2007.904660 ↗
24. Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation10.1109/TCSI.2011.2123730 ↗
25. Systematic Methodology for Designing Low Power Direct Digital Frequency Synthesisers10.1049/iet-cds:20060029 ↗
26. Li, X.-J., Tang, J.-F., Zhang, G., and Lai, Z.-S. (November, January 29). A Direct Digital Frequency Synthesizer Based on Optimized Two Segment Sixth-Order Polynomial Approximation. Proceedings of the 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Xi’an, China.10.1109/ICSICT.2012.6466670 ↗
27. A Novel ROM Compression Architecture for DDFS Utilizing the Parabolic Approximation of Equi-Section Division10.1109/TUFFC.2012.2501 ↗
28. Pipeline Direct Digital Frequency Synthesiser Using Decomposition Method10.1049/ip-cds:20010158 ↗
29. Fanucci, L., Roncella, R., and Saletti, R. (2001, January 8). A Sine Wave Digital Synthesizer Based on a Quadratic Approximation. Proceedings of the 2001 IEEE International Frequncy Control Symposium and PDA Exhibition (Cat. No.01CH37218), Seattle, WA, USA.
30. A Universal Method of Linear Approximation with Controllable Error for the Efficient Implementation of Transcendental Functions10.1109/TCSI.2019.2939563 ↗
31. Liao, X., Zhou, T., Zhang, L., Hu, X., and Peng, Y. (2023). A Method for Calculating the Derivative of Activation Functions Based on Piecewise Linear Approximation. Electronics, 12.10.3390/electronics12020267 ↗
32. Analysis and Comparison of Direct Digital Frequency Synthesizers Implemented on FPGA10.1016/j.vlsi.2013.09.001 ↗